Skip to main content
Log in

Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system

  • Published:
Journal of Zhejiang University SCIENCE C Aims and scope Submit manuscript

Abstract

Based on the threshold-arithmetic algebraic system which has been proposed for current-mode circuit design, we propose a systematic methodology for emitter-couple logic (ECL) circuit design. Compared to the traditional methodologies and the theory of differential current switches, the proposed methodology uses the HE map and the characteristics of the internal current signals of ECL circuits to determine the external voltage signals. The operations of the HE map are direct and simple, and the current signals are easy to add or subtract, which make this methodology more flexible, direct, and effective, and make it possible to design arbitrary binary and multi-valued logic functions. Two example circuits are designed and simulated by HSPICE using 0.18 μm TSMC technology. Simulation results confirm the validity of the proposed methodology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

Reference

  • Arbabian, A., Callender, S., Kang, S., Afshar, B., Chien, J.C., Niknejad, A.M., 2010. A 90 GHz hybrid switching pulsed-transmitter for medical imaging. IEEE J. Sol.-State Circ., 45(12):2667–2681. [doi:10.1109/JSSC.2010.2077150]

    Article  Google Scholar 

  • Arjmand, M.M., Soryani, M., Navi, K., Tehrani, M.A., 2012. A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata. IEEE Computer Society Annual Symp. on VLSI, p.147–152.

    Google Scholar 

  • Gustat, H., Jagdhold, U., Winkler, F., Appel, M., Kell, G., 2008. Differential ECL/CML Synthesis for SiGe BiCMOS. IEEE Compound Semiconductor Integrated Circuits Symp., p.1–4. [doi:10.1109/CSICS.2008.55]

    Chapter  Google Scholar 

  • Hang, G., Wu, X., 2000. Current-Mode CMOS Circuits Design Based on Current Threshold-Controllable Technique. Proc. IEEE Asia Pacific Conf. on Circuits and Systems, p.529–532.

    Google Scholar 

  • Lanni, L., Ghandi, R., Malm, B., Zetterling, C., Ostling, M., 2012. Design and characterization of high-temperature ECL-based bipolar integrated circuits in 4H-SiC. IEEE Trans. Electron Dev., 59(4):1076–1083. [doi:10.1109/TED.2011.2182514]

    Article  Google Scholar 

  • Lin, M., Lv, W., Sun, L., 2011. Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuits. J. Zhejiang Univ.-Sci. C (Comput. & Electron.), 12(6):507–514. [doi:10.1631/jzus.C1000222]

    Article  Google Scholar 

  • Lin, S., Kim, Y.B., Lombardi, F., 2012. Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol., 11(5):1019–1025. [doi:10.1109/TNANO.2012.2211614]

    Article  Google Scholar 

  • Mavrek, E., Loncaric, I., Poljak, I., Koricic, M., Suligoj, T., 2010. Effect of Parasitic RLC Parameters in Bias Networks on ECL Delay Time. Proc. 33rd Int. Convention on Information and Communication Technology, Electronics and Microelectronics, p.73–77.

    Google Scholar 

  • Moaiyeri, M.H., Doostaregan, A., Navi, K., 2011. Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circ. Dev. Syst., 5(4):285–296. [doi:10.1049/iet-cds.2010.0340]

    Article  Google Scholar 

  • Vudadha, C., Phaneendra, P.S., Makkena, G., Sreehari, V., Muthukrishnan, N.M., Srinivas, M.B., 2012. Design of CNFET Based Ternary Comparator Using Grouping Logic. IEEE Faible Tension Faible Consommation, p.1–4. [doi:10.1109/FTFC.2012.6231748]

    Chapter  Google Scholar 

  • Wu, X., 1994. Design Principles of Multivalued Logic Circuits. Hangzhou University Press, Hangzhou, China, p.20–24 (in Chinese).

    Google Scholar 

  • Wu, X., Zhang, Z., 1991. Theory of differential current switches and logic design of ternary ECL circuits at switch level. Int. J. Electron., 71(6):1023–1035. [doi:10.1080/00207219108925543]

    Article  Google Scholar 

  • Wu, X., Deng, X., Ying, S., 1993. Design of ternary current-mode CMOS circuits based on switch-signal theory. J. Electron., 10(3):193–202.

    Google Scholar 

  • Wu, X., Qiu, Q., Pedram, M., 1999. A synthesis methodology for ECL circuits based on mixed voltage-current representation. J. Electron., 21(3):384–390.

    Google Scholar 

  • Zhang, G., Yao, M., Shi, J., 2011. HE map and its application in the design of I2L circuits. J. Circ. Syst., 16(6):94–98.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Mao-qun Yao.

Additional information

Project (No. 61271124) supported by the National Natural Science Foundation of China

Rights and permissions

Reprints and permissions

About this article

Cite this article

Yao, Mq., Zhang, Lb. Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system. J. Zhejiang Univ. - Sci. C 14, 808–814 (2013). https://doi.org/10.1631/jzus.C1300069

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1631/jzus.C1300069

Key words

CLC number

Navigation