Abstract
The problems existing in the binary logic system and the advantages of multiple-valued logic (MVL) are introduced. A literal circuit with three-track-output structure is created based on resonant tunneling diodes (RTDs) and it has the most basic memory function. A ternary RTD D flip-flop with pre-set and pre-reset functions is also designed, the key module of which is the RTD literal circuit. Two types of output structure of the ternary RTD D flip-flop are optional: one is three-track and the other is single-track; these two structures can be transformed conveniently by merely adding tri-valued RTD NAND, NOR, and inverter units after the three-track output. The design is verified by simulation. Ternary flip-flop consists of an RTD literal circuit and it not only is easy to understand and implement but also provides a solution for the algebraic interface between the multiple-valued logic and the binary logic. The method can also be used for design of other types of multiple-valued RTD flip-flop circuits.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Avedillo, M.J., Quintana, J.M., Pettenghi, H., 2006. Self-latching operation of MOBILE circuits using series-connection of RTDs and transistors. IEEE Trans. Circ. Syst. II, 53(5):334–338. [doi:10.1109/TCSII.2005.862280]
Berezowski, K.S., Vrudhula, S.B.K., 2005. Automatic Design of Binary and Multiple-Valued Logic Gates on RTD Series. Eighth Euromicro Conf. on Digital System Design, p.139–142. [doi:10.1109/DSD.2005.21]
Berezowski, K.S., Vrudhula, S.B.K., 2007. Multiple-Valued Logic Circuits Design Using Negative Differential Resistance Devices. 37th Int. Symp. on Multiple-Valued Logic, p.24–31. [doi:10.1109/ISMVL.2007.36]
Bhattacharya, M., Kulkarni, S., Gonzalez, A., Mazumder, P., 2000. Prototyping Technique for Large-Scale RTD-CMOS Circuits. IEEE Int. Symp. on Circuits and Systems, p.635–638.
Chen, K.J., Akeyoshi, T., Maezawa, K., 1995. Monolithic integration of resonant tunneling diodes and FET’s for monostable-bistable transition logic elements (MOBILE’s). IEEE Electron Dev. Lett., 16(2):70–73. [doi:10.1109/55.386032]
Chen, X.X., Shen, J.Z., 2001. Resent Digital Theory. Zhejiang University Press, Hangzhou, China, p.149–150 (in Chinese).
Choi, S., Lee, B., Kim, T., Yang, K., 2004. CML-type monostable bistable logic element (MOBILE) using InP-based monolithic RTD/HBT technology. Electron. Lett., 40(13):792–793. [doi:10.1049/el:20040540]
Ding, L., Mazumder, P., 2003. A Novel Application of Resonant Tunneling Device in High Performance Digital Circuits. Third IEEE Conf. on Nanotechnology, p.520–523. [doi:10.1109/NANO.2003.1230961]
Drechsler, R., 1996. Verification of Multi-valued Logic Networks. IEEE Int. Symp. on Multiple-Valued Logic, p.10–15. [doi:10.1109/ISMVL.1996.508329]
Etiemble, D., Israel, M., 1988. Comparison of binary and multivalued ICs according to VLSI criteria. Computer, 21(4):28–42. [doi:10.1109/2.49]
González, A.F., Bhattacharya, M., Kulkarni, S., Mazumder, P., 2001. CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differential-resistance devices. IEEE J. Sol.-State Circ., 36(6):924–932. [doi:10.1109/4.924855]
Hanyu, T., Kameyama, M., Higuchi, T., 1993. Beyond-Binary Circuits for Signal Processing. 40th IEEE Int. Solid-State Circuits Conf., p.134–135, 276–277. [doi:10.1109/ISSCC.1993.280025]
Hurst, S.L., 1984. Multiple-valued logic—its status and its future. IEEE Trans. Comput., C-33(12):1160–1179. [doi:10.1109/TC.1984.1676392]
Hurst, S.L., 1988. Two Decades of Multiple-Valued Logic—an Invited Tutorial. Proc. 18th Int. Symp. on Multiple-Valued Logic, p.164–175. [doi:10.1109/ISMVL.1988.5170]
Kameyama, M., 1990. Toward the Age of Beyond-Binary Electronics and Systems. Proc. 20th Int. Symp. on Multiple-Valued Logic, p.162–166. [doi:10.1109/ISMVL.1990.122613]
Li, S.R., Mazumder, P., Yang, K., 2005. On the Functional Failure and Switching Time Analysis of the MOBILE Circuit. IEEE Int. Symp. on Circuits and Systems, 3:2531–2534. [doi:10.1109/ISCAS.2005.1465141]
Li, X.B., 2009. Digital monolithic integrated circuits based on RTTs. Micronanoelectron. Technol., 46(1):1–9 (in Chinese).
Lin, M., Sun, Z.Y., Shen, J.Z., 2004. Design of NAND and NOR logic gates based on RTD. Bull. Sci. Technol., 20(5):434–437 (in Chinese).
Lin, M., Lü, W.F., Sun, L.L., 2007. Design of ternary NAND and NOR gates based on resonant tunneling devices. J. Semicond., 28(12):1983–1987 (in Chinese).
Maezawa, K., 2005. Resonant Tunneling Diodes and Their Application to High-Speed Circuits. IEEE Compound Semiconductor Integrated Circuit Symp., p.97–100. [doi:10.1109/CSICS.2005.1531772]
Mazumder, P., Kulkarni, S., Bhattacharya, M., Jian, P.S., Haddad, G.I., 1998. Digital circuit applications of resonant tunneling devices. Proc. IEEE, 86(4):664–686. [doi:10.1109/5.663544]
Nunez, J., Quintana, J.M., Avedillo, M.J., 2007a. Correct DC Operation in RTD-Based Ternary Inverters. Second IEEE Int. Conf. on Nano/Micro Engineered and Molecular Systems, p.860–865. [doi:10.1109/NEMS.2007.352154]
Nunez, J., Quintana, J.M., Avedillo, M.J., 2007b. Limits to a Correct Evaluation in RTD-Based Quaternary Inverters. 37th Int. Symp. on Multiple-Valued Logic, p.51–56. [doi:10.1109/ISMVL.2007.30]
Nunez, J., Quintana, J.M., Avedillo, M.J., 2008. Design of RTD-Based NMIN/NMAX Gates. Eighth IEEE Conf. on Nanotechnology, p.518–521. [doi:10.1109/NANO.2008.155]
Quan, L.S., Quan, K., Qian, B.S., 2000. An optimization technique for the design of multiple valued PLA’s. Microelectronics, 30(6):406–409 (in Chinese).
Quintana, J.M., Avedillo, M.J., Nunez, J., 2006. DC Correct Operation in MOBILE Inverters. 49th IEEE Int. Midwest Symp. on Circuits and Systems, p.479–483. [doi:10.1109/MWSCAS.2006.382103]
Uemura, T., Baba, T., 2000. Demonstration of a Novel Multiple-Valued T-Gate Using Multiple-Junction Surface Tunnel Transistors and Its Application to Three-Valued Data Flip-Flop. Proc. 30th IEEE Int. Symp. on Multiple-Valued Logic, p.305–310. [doi:10.1109/ISMVL.2000.848636]
Uemura, T., Baba, T., 2001a. A Three-Valued D-Flip-Flop and Shift Register Using Multiple-Junction Surface Tunnel Transistors. Proc. 31st IEEE Int. Symp. on Multiple-Valued Logic, p.89–93. [doi:10.1109/ISMVL.2001.924559]
Uemura, T., Baba, T., 2001b. A three-valued D-flip-flop and shift register using multiple-junction surface tunnel transistors. IEEE Trans. Electron Dev., 49(8):1336–1340. [doi:10.1109/TED.2002.801431]
Wu, X.W., 1994. The Design Theory of Multiple Logic Circuits. Hangzhou University Press, Hangzhou, China, p.25–27, 233–267 (in Chinese).
Yamamoto, M., Matsuzaki, H., Itoh, T., Waho, T., Akeyoshi, T., Osaka, J., 1999. Ultrahigh-Speed Circuits Using Resonant Tunneling Devices. Proc. Ninth Great Lakes Symp. on VLSI, p.150–153. [doi:10.1109/GLSV.1999.757398]
Yao, C.J., 2010. The ideas and methods of the three-valued logic. J. Beijing Inst. Technol. (Soc. Sci. Ed.), 12(1):127–131 (in Chinese).
Zeng, X.P., Wang, P.J., 2009. Design of Low-Power Complementary Pass-Transistor and Ternary Adder Based on Multi-valued Switch-Signal Theory. IEEE 8th Int. Conf. on ASIC, p.851–854. [doi:10.1109/ASICON.2009.5351560]
Zhang, W.C., Wu, N.J., 2008. Compact voltage-mode multi-valued literal gate using nanoscale ballistic MOSFETs. Electron. Lett., 44(16):968–969. [doi:10.1049/el:20080507]
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Lin, M., Lü, Wf. & Sun, Ll. Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuit. J. Zhejiang Univ. - Sci. C 12, 507–514 (2011). https://doi.org/10.1631/jzus.C1000222
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1631/jzus.C1000222