Abstract
This paper describes the architecture defects of existing hardware platforms have been analyzed. These defects allow software vulnerabilities exploitation. The authors propose to solve this problem by building a processor with secure-by-design architecture. Requirements for such a processor are formulated within this paper. Also the authors describe the application of virtualization technology to model the existing processor and to use this model to demonstrate proposed approach.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Data Execution Prevention. DOI=https://support.microsoft.com/ru-ru/kb/875352
Riley, R., Jiang, X., and Xu, D., An architectural approach to preventing code injection attacks, 2007. DOI=http://www.cs.gmu.edu/~xjiang/pubs/DSN07.pdf
Francillon, A., Attacking and protecting constrained embedded systems from control flow attacks, 2009. DOI=https://hal.inria.fr/tel-00540371/document
Sun, J., Chen, H., Chang Ch., and Li, X., Kernel code integrity protection based on a virtualized memory architecture, Comput. Inf., 2013, vol. 32, pp. 295–311. DOI=http://www.cai.sk/ojs/index.php/cai/article/viewFile/1622/514
Author information
Authors and Affiliations
Corresponding author
Additional information
The article is published in the original.
About this article
Cite this article
Moskvin, D., Zegzhda, D. & Nikolskiy, A. Secure processor architecture modeling for large-scale systems. Aut. Control Comp. Sci. 49, 684–689 (2015). https://doi.org/10.3103/S0146411615080301
Received:
Published:
Issue Date:
DOI: https://doi.org/10.3103/S0146411615080301