In-Depth Optimization with the OpenACC-to-FPGA Framework on an Arria 10 FPGA
The reconfigurable computing paradigm that uses field programmable gate arrays (FPGAs) has received renewed interest in the high-performance computing field due to FPGAs' unique combination of performance and energy efficiency. However, difficulties in programming and optimizing FPGAs have prevented them from being widely accepted as general-purpose computing devices. In accelerator-based heterogeneous computing, portability across diverse heterogeneous devices is also an important issue, but the unique architectural features in FPGAs make this difficult to achieve. To address these issues, a directive-based, high-level FPGA programming and optimization framework was previously developed. In this work, developed optimizations were combined holistically using the directive-based approach to show that each individual benchmark requires a unique set of optimizations to maximize performance. The relationships between FPGA resource usages and runtime performance were also explored.
- Research Organization:
- Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC05-00OR22725
- OSTI ID:
- 1671395
- Resource Relation:
- Conference: The Nineth International Workshop on Accelerators and Hybrid Exascale Systems - New Orleans, Louisiana, United States of America - 5/18/2020 4:00:00 AM-5/18/2020 4:00:00 AM
- Country of Publication:
- United States
- Language:
- English
Similar Records
Evaluation of CHO Benchmarks on the Arria 10 FPGA using Intel FPGA SDK for OpenCL
OpenACC to FPGA: A Framework for Directive-based High-Performance Reconfigurable Computing