Kiran Puttaswamy
ABSTRACT
In embedded systems, off-chip buses and memory (i.e., L2 memory as opposed to the L1 memory which is usually on-chip cache) consume significant power, often more than the processor itself. In this paper, for the case of an embedded system with one processor chip and one memory chip, we propose frequency and voltage scaling of the off-chip buses and the memory chip and use a known micro-architectural enhancement called a store buffer to reduce the resulting impact on execution time. Our benchmarks show a system (processor + off-chip bus + off-chip memory) power savings of 28% to 36%, an energy savings of 13% to 35%, all while increasing the execution time in the range of 1% to 29%. Previous work in power-aware computing has focused on frequency and voltage scaling of the processors or selective power-down of sub-sets of off-chip memory chips. This paper quantitatively explores voltage/frequency scaling of off-chip buses and memory as a means of trading off performance for power/energy at the system level in embedded systems.
- P. Horowitz and W. Hill, The Art of Electronics, Second Edition, Cambridge University Press, England, 1989. Google Scholar
Digital Library
- A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE Journal of Solid-State Circuits, Vol. 27, April 1992.Google Scholar
- T. Ishihara and K. Asada, "A System Level Memory Power Optimization Technique using Multiple Supply and Threshold Voltages," Proceedings of Asia and South Pacific Design Automation Conference, pp. 456--461, June 2001. Google ScholarDigital Library
- W. Ye, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, "The Design and Use of Simplepower: A cycle-Accurate Energy Estimation Tool," Proceedings of 38th Design Automation Conference, pp. 340--345, June 2000. Google ScholarDigital Library
- L. Benini, A. Macii, E. Macii, and M. Poncino, "Synthesis of Application-Specific Memories for Power Optimization in Embedded Systems," Proceedings of 38th Design Automation Conference, pp. 300--303, June 2000. Google ScholarDigital Library
- A. Iyer and D. Marculescu, "Power Aware Microarchitecture Resource Scaling," Proceedings of Design Automation and Test in Europe, pp. 190--196, March 2001. Google ScholarDigital Library
- A. Acquaviva, L. Benini and B. Ricco, "An Adaptive Algorithm for Low-Power Streaming Multimedia Processing," Proceedings of Design Automation and Test in Europe, pp. 273--279, March 2001. Google ScholarDigital Library
- Synopsys, Inc., Available HTTP: http://www.synopsys.comGoogle Scholar
- LEDA Systems, Inc., Available HTTP: http://www.ledasys.comGoogle Scholar
- TSMC, "IP Services," Available HTTP: http://www.tsmc.com/design/ip.htmlGoogle Scholar
- The MOSIS Service, Available HTTP: http://www.mosis.orgGoogle Scholar
- The SimpleScalar-Arm Power Modeling Project, http://www.eecs.umich.edu/~jringenb/power/Google Scholar
- The SimplePower Energy Estimation Tool, http://www.cse.psu.edu/~mdl/SimplePower.htmlGoogle Scholar
- M. Powell, S. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, "Gated Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," Proceedings of the International Symposium on Low Power Electronics and Design, pp. 90--95, July 2000. Google ScholarDigital Library
- IDT Technologies, Inc., Available HTTP: http://www.idt.com/products/pages/ZBT_Verilog_p.htmlGoogle Scholar
- NEC Semiconductors, Inc., Available HTTP: http://www.ic.nec.co.jp/memory/english/products/sram/ssram-4m.htmlGoogle Scholar
- Hewlett-Packard, Inc., Available HTTP: http://www.hp.comGoogle Scholar
- HP Labs - Cambridge Research Laboratory Personal Server Project, Available HTTP: http://crl.research.compaq.com/projects/personalserver/personal-server-spec.htmlGoogle Scholar
- D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips," IEEE Journal of Solid-State Circuits, Vol. 29, No. 6, pp. 663--670, June 1994.Google ScholarCross Ref
- P. Korkmaz, K. Puttaswamy and V. Mooney, "Energy modeling of a Processor core using Synopsys and of the Memory Hierarchy using the Kamble and Ghose Model," Technical Report, CREST-TR-02-002, Georgia Institute of Technology, Feb. 2002.Google Scholar
Index Terms
- System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory
Recommendations
System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures
CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systemsDynamic scheduling for System-on-Chip (SoC) platforms has become an important field of research due to the emerging range of applications with dynamic behavior (e.g. MPEG-4). Dynamically reconfigurable architectures are an interesting solution for this ...
System-level power-performance trade-offs in bus matrix communication architecture synthesis
CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesisSystem-on-chip communication architectures have a significant impact on the performance and power consumption of modern multi-processor system-on-chips (MPSoCs). However, customization of such architectures for an application requires the exploration of ...
Power aware external bus arbitration for system-on-a-chip embedded systems
HiPEAC'05: Proceedings of the First international conference on High Performance Embedded Architectures and CompilersPower efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor cores, I/O peripherals, a direct memory access (DMA) controller, and off-chip memory. ...
Comments