Article

EXPERT: expedited simulation exploiting program behavior repetition

Authors:

Michael C. HuangAuthors Info & Claims

ICS '04: Proceedings of the 18th annual international conference on Supercomputing

Pages 126 - 135

https://doi.org/10.1145/1006209.1006228

Published: 26 June 2004 Publication History

Abstract

Studying program behavior is a central component in architectural designs. In this paper, we study and exploit one aspect of program behavior, the behavior repetition, to expedite simulation. Detailed architectural simulation can be long and computationally expensive. Various alternatives are commonly used to simulate a much smaller instruction stream to evaluate design choices: using a reduced input set or simulating only a small window of the instruction stream. In this paper, we propose to reduce the amount of detailed simulation by avoiding simulating repeated code sections that demonstrate stable behavior. By characterizing program behavior repetition and use the information to select a subset of instructions for detailed simulation, we can significantly speed up the process without affecting the accuracy. In most cases, simulation time of full-length SPEC CPU2000 benchmarks is reduced from hundreds of hours to a few hours. The average error incurred is only about 1% or less for a range of metrics.

References

[1]

D. Burger and T. Austin. The simplescalar tool set,version 2.0. Technical report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.

[2]

T. Conte, M. Hirsch, and K. Menezes. Reducing State Loss for Effective Trace Sampling of Superscalar Processors. In International Conference on Computer Design, pages 468--477, Austin, Texas, October 1996.

Digital Library

[3]

C. Ding and Y. Zhong. Predicting Whole-Program Locality through Reuse Distance Analysis. In ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 245--257, San Diego, California, June 2003.

Digital Library

[4]

E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and Predicting Program Behavior and its Variability. In International Conference on Parallel Architectures and Compilation Techniques, pages 220--231, New Orleans, Louisiana, September 2003.

Digital Library

[5]

L. Eeckhout, K. De Bosschere, and H. Neefs. Performance Analysis through Synthetic Trace Generation. In International Symposium on Performance Analysis of Systems and Software, pages 1--6, Austin, Texas, April 2000.

Digital Library

[6]

S. Girbal, G. Mouchard, A. Cohen, and O. Temam. DiST: A Simple, Reliable and Scalable Method to Significantly Reduce Processor Architecture Simulation Time. In ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 1--12, San Diego, California, June 2003.

Digital Library

[7]

M. Huang, D. Chaver, L. Piñuel, M. Prieto, and F. Tirado. Customizing the Branch Predictor to Reduce Complexity and Energy Consumption. IEEE Micro, 23(5):12--25, September 2003.

Digital Library

[8]

M. Huang, J. Renau, and J. Torrellas. Positional Adaptation of Processors: Application to Energy Reduction. In International Symposium on Computer Architecture, pages 157--168, San Diego, California, June 2003.

Digital Library

[9]

J. Haskins Jr. and K. Skadron. Minimal Subset Evaluation: Rapid Warm-up for Simulated Hardware State. In International Conference on Computer Design, pages 32--39, Austin, Texas, September 2001.

Digital Library

[10]

J. Haskins Jr. and K. Skadron. Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation. In International Symposium on Performance Analysis of Systems and Software, pages 195--203, Austin, Texas, March 2003.

Digital Library

[11]

A. KleinOsowski and D. Lilja. MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters, 1, June 2002.

Digital Library

[12]

D. Marculescu and A. Iyer. Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis. In International Conference on Computer-Aided Design, pages 306--313, San Jose, California, November 2001.

Digital Library

[13]

M. Merten, A. Trick, C. George, J. Gyllenhaal, and W. Hwu. A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization. In International Symposium on Computer Architecture, pages 136--147, Atlanta, Georgia, May 1999.

Digital Library

[14]

A. Nguyen, M. Michael, A. Nanda, K. Ekanadham, and P. Bose. Accuracy and Speed-up of Parallel Trace-Driven Architectural Simulation. In International Parallel Processing Symposium, pages 39--44, Geneva, Switzerland, April 1997.

Digital Library

[15]

D. Noonburg and J. Shen. A Framework for Statistical Modeling of Superscalar Processor Performance. In International Symposium on High-Performance Computer Architecture, pages 298--309, San Antonio, Texas, February 1997.

Digital Library

[16]

S. Nussbaum and J. Smith. Modeling Superscalar Processors via Statistical Simulation. In International Conference on Parallel Architectures and Compilation Techniques, pages 15--24, Barcelona, Spain, September 2002.

Digital Library

[17]

M. Oskin, F. Chong, and M. Farrens. HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Designs. In International Symposium on Computer Architecture, pages 71--82, Vancouver, Canada, June 2000.

Digital Library

[18]

R. Saavedra and A. Smith. Analysis of Benchmark Characteristics and Benchmark Performance Prediction. ACM Transactions on Computer Systems, 14(4):344--384, November 1996.

Digital Library

[19]

E. Schnarr and J. Larus. Fast Our-of-Order Processor Simulation Using Memoization. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 283--294, San Jose, California, October 1998.

Digital Library

[20]

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45--57, San Jose, California, October 2002.

Digital Library

[21]

R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe. SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling. In International Symposium on Computer Architecture, pages 84--95, San Diego, California, June 2003.

Digital Library

Cited By

Previlon FKalra Ctiwari dKaeli D(2020)Characterizing and Exploiting Soft Error Vulnerability Phase Behavior in GPU ApplicationsIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2020.2991136(1-1)Online publication date: 2020
https://doi.org/10.1109/TDSC.2020.2991136
Kondguli SHuang MBahar IHerlihy MWitchel ELebeck A(2019)BootstrappingProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304052(687-700)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304052
Kondguli SHuang M(2018)Bootstrapping: Using SMT Hardware to Improve Single-Thread PerformanceIEEE Computer Architecture Letters10.1109/LCA.2018.2859945(1-1)Online publication date: 2018
https://doi.org/10.1109/LCA.2018.2859945
Show More Cited By

Index Terms

EXPERT: expedited simulation exploiting program behavior repetition
1. Computing methodologies
  1. Modeling and simulation
    1. Simulation support systems
2. General and reference
  1. Cross-computing tools and techniques
    1. Measurement
    2. Metrics

Recommendations

Statistical sampling of microarchitecture simulation

Current software-based microarchitecture simulators are many orders of magnitude slower than the hardware they simulate. Hence, most microarchitecture design studies draw their conclusions from drastically truncated benchmark simulations that are often ...
SimFlex: Statistical Sampling of Computer System Simulation

Timing-accurate full-system multiprocessor simulations can take years because of architecture and application complexity. Statistical sampling makes simulation-based studies feasibly by providing ten-thousand-fold reductions in simulation runtime and ...
NVM Streaker: a fast and reconfigurable performance simulator for non-volatile memory-based memory architecture

The high density, low power consumption non-volatile memory (NVM) provides a promising DRAM alternative for the in-memory big-data processing applications, e.g., Spark, It is significant to simulate the behaviors when NVMs are deployed into the area of ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICS '04: Proceedings of the 18th annual international conference on Supercomputing

June 2004

360 pages

ISBN:1581138393

DOI:10.1145/1006209

General Chair:
Paul Feautrier
LIP, ENS Lyon
,
Program Chairs:
James Goodman
University of Auckland
,
André Seznec
IRISA, INRIA

Copyright © 2004 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 June 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ICS04

Sponsor:

ICS04: International Conference on Supercomputing 2004

June 26 - July 1, 2004

Malo, France

Acceptance Rates

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

43
Total Citations
View Citations
397
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Previlon FKalra Ctiwari dKaeli D(2020)Characterizing and Exploiting Soft Error Vulnerability Phase Behavior in GPU ApplicationsIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2020.2991136(1-1)Online publication date: 2020
https://doi.org/10.1109/TDSC.2020.2991136
Kondguli SHuang MBahar IHerlihy MWitchel ELebeck A(2019)BootstrappingProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304052(687-700)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304052
Kondguli SHuang M(2018)Bootstrapping: Using SMT Hardware to Improve Single-Thread PerformanceIEEE Computer Architecture Letters10.1109/LCA.2018.2859945(1-1)Online publication date: 2018
https://doi.org/10.1109/LCA.2018.2859945
Joloboff VMonin JShi X(2016)SimSoC: A Fast, Proven Faithful, Full System Virtual Prototyping FrameworkModel-Implementation Fidelity in Cyber Physical System Design10.1007/978-3-319-47307-9_5(129-156)Online publication date: 10-Dec-2016
https://doi.org/10.1007/978-3-319-47307-9_5
Zhao HYe JSu XWatanabe T(2015)Application-specific shared last-level cache optimization for low-power embedded systems2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)10.1109/NEWCAS.2015.7181994(1-4)Online publication date: Jun-2015
https://doi.org/10.1109/NEWCAS.2015.7181994
Parihar RHuang M(2014)Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2014.6835974(662-677)Online publication date: Feb-2014
https://doi.org/10.1109/HPCA.2014.6835974
Zhao HYin SSun YWatanabe T(2013)Flexible L1 cache optimization for a low power embedded systemProceedings 2013 International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC)10.1109/MEC.2013.6885444(2433-2437)Online publication date: Dec-2013
https://doi.org/10.1109/MEC.2013.6885444
Ye JDing HHu YWatanabe T(2012)A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded SystemsJournal of Information Processing10.2197/ipsjjip.20.2620:1(26-36)Online publication date: 2012
https://doi.org/10.2197/ipsjjip.20.26
Ardestani EEbrahimi ESouthern GRenau JShanbhag NPoncino MChou PAmerasekera A(2012)Thermal-aware sampling in architectural simulationProceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design10.1145/2333660.2333670(33-38)Online publication date: 30-Jul-2012
https://dl.acm.org/doi/10.1145/2333660.2333670
Demetriades SCho SCascaval CTrancoso PPrasanna V(2011)BarrierWatchProceedings of the 8th ACM International Conference on Computing Frontiers10.1145/2016604.2016611(1-11)Online publication date: 3-May-2011
https://dl.acm.org/doi/10.1145/2016604.2016611
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten