article

Synthesis of application-specific highly efficient multi-mode cores for embedded systems

Authors:

Kaushik RoyAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 4, Issue 1

Pages 168 - 188

https://doi.org/10.1145/1053271.1053278

Published: 01 February 2005 Publication History

Abstract

In this paper, we present a novel design methodology for synthesizing multiple configurations (or modes) into a single programmable core that can be used in embedded systems. Recent portable applications require reconfigurability of a system along with efficiency in terms of power, performance, and area. The field programmable gate arrays (FPGAs) provide a reconfigurable platform; however, they are slower in speed with significantly higher power and area than achievable by a customized application-specific integrated circuits (ASIC). Implementation of a system in either FPGA or ASIC represents a trade-off between programmability and design efficiency. In this work, we have developed techniques to realize efficient reconfigurable cores for a set of user-specified applications. The resultant system, named as multimode system, can easily switch configurations throughout the set of configurations it is designed for. A data flow graph transformation method coupled with efficient scheduling and allocation is used to automatically synthesize a Multi-Mode system from its behavior-level specifications. Experimental results on several applications demonstrate that our implementations can achieve about 60X power reduction on average and run 3.5X faster over corresponding FPGA implementations.

References

[1]

Anderson, J., Sheth, S., and Roy, K. 1998. A coarse-grained FPGA architecture for high-performance fir filtering. In Proceedings of 1998 ACM/SIGDA 6th International Symposium on Field Programming Gate Arrays. 234--243.

[2]

Arccores. 2000. (http://www.arccores.com), A. I. Arctangent processor.

[3]

Chiou, L., Bhunia, S., and Roy, K. 2003. Synthesis of application-specific highly efficient multi-mode systems for low-power applications. In IEEE Design, Automation and Test in Europe Conference.

[4]

Chiou, L., Muhammad, K., and Roy, K. 2001a. DSP datapath synthesis for low-power applications. In IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2, 1165--1168.

[5]

Chiou, L., Muhammad, K., and Roy, K. 2001b. Signal strength based switching activity modeling and estimation for dsp applications. VLSI Design. 233--243.

[6]

Cousin, J.-G., Sentieys, O., and Chillet, D. 2000. Multi-algorithm asip synthesis and power estimation for dsp applications. International Symposium on Circuits and Systems. II.621--624.

[7]

Fisher, J. 1999. Customized instruction sets for embedded processors. In Proceedings of ACM/IEEE Design Automation Conference. 253--257.

[8]

Gajski, D., Dutt, N., Wu, A., and Ludwig, J. 1992. High-Level Synthesis. Kluwer Academic Publishers, Boston, MA.

[9]

Gebotys, C. 1995. ILP Model for Simultaneous Scheduling and Partitioning for Low Power System Mapping. Tech. rep., University of Waterloo, Department of Electrical and Computer Engineering, VLSI Group. April.

[10]

Glokler, T. and Meyr, H. 2001. Power reduction for ASIPS: A case study. In IEEE Workshop on Signal Processing Systems. 235--246.

[11]

Guerra, L., Potkonjak, M., and Rabaey, J. 1998. Behavioral-level synthesis of heterogeneous bisr reconfigurable ASIC's. IEEE Trans. VLSI Syst. 6, 1 (Mar.), 158--167.

[12]

Gupta, T., Ko, R., and Barua, R. 2002. Compiler-directed customization of asip cores. In Proceedings of 10th International Symposium on Hardware/Software Codesign. 97--102.

[13]

Huang, C.-Y., Chen, Y.-S., Lin, Y.-L., and Hsu, Y.-C. 1990. Data path allocation based on bipartite weighted matching. In Proceedings of ACM/IEEE Design Automation Conference. 499--504.

[14]

Jain, R., Mujumdar, A., Sharma, A., and Wang, H. 1991. Empirical evaluation of some high-level synthesis scheduling heuristics. In Proceedings of ACM/IEEE Design Automation Conference. 210--215.

[15]

Kim, K., Karri, R., and Potkonjak, M. 1997. Synthesis of application specific programmable processors. 353--358.

[16]

Lin, S. and Daniel J. Costello, J. 1983. Error Control Coding: Fundamentals and Applications. Prentice-Hall, Englewood Cliffs, NJ.

[17]

Micheli, G. D. 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York.

[18]

Mussol, E. and Cortadella, J. 1995. High-level synthesis techniques for reducing the activity of functional units. In International Symposium on Low Power Design. 99--104.

[19]

Nestor, J. and Thomas, D. 1986. Behavioral synthesis with interfaces. In International Conference on Computer Aided Design. 112--115.

[20]

Paulin, P. and knight, J. 1989. Force-directed scheduling for the behavioral synthesis of ASIC. IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst. 8, 6 (June), 661--678.

[21]

Proakis, J. G. and Manolakis, D. G. 1996. Digital Signal Processing: Principles, Algorithms and Applications. Prentice Hall, Englewood Cliffs, NJ.

[22]

Sun, F., Ravi, S., Raghunathan, A., and Jha, N. 2002. Synthesis of custom processors based on extensible platforms. In IEEE/ACM International Conference on Computer Aided Design. 641--648.

[23]

Synopsys. 2001a. PathMill Reference Guide. Synopsys Inc.

[24]

Synopsys. 2001b. PowerMill Reference Guide. Synopsys Inc.

[25]

Systems, C. D. 2000. Envisia Silicon Ensemble Place-and-Route Reference. Cadence Design Systems Inc.

[26]

Tensilica. 1999. (http://www.tensilica.com), T. I. Xtensa microprocessor.

[27]

va der Werf, A., Aerts, E., Peek, M., van Meerbergen, J., Lippens, P., and Verhaegh, W. 1992. Area optimization of multifunction processing units. In International Conference on Computer Aided Design. 292--299.

[28]

Xilinx. 2001. (http://www.xilinx.com), X. I. Xilinx virtex data sheet.

[29]

Xilinx. 2002. FPGA XPower Tutorial. Xilinx Inc.

[30]

Zhang, X. and Ng, K. W. 2000. A review of high-level synthesis for dynamically reconfigurable fpgas. Microprocess. Microsyst. 24, 199--211.

Cited By

Iqbal MParvez HRashid M(2016)“Multi-Circuit”: Automatic Generation of an Application Specific Configurable Core for Known Set of Application CircuitsJournal of Circuits, Systems and Computers10.1142/S021812661650102425:09(1650102)Online publication date: Sep-2016
https://doi.org/10.1142/S0218126616501024
Kilic AMarrakchi ZMehrez H(2014)A top-down optimization methodology for mutually exclusive applicationsInternational Journal of Reconfigurable Computing10.1155/2014/8276132014(3-3)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1155/2014/827613
York JChiou DGroeneveld PSciuto DHassoun S(2012)On the asymptotic costs of multiplexer-based reconfigurabilityProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228503(790-795)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228503
Show More Cited By

Index Terms

Synthesis of application-specific highly efficient multi-mode cores for embedded systems
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems
2. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis

Recommendations

Re-configurable DSP Processor - A New Computing Platform for Software Radio Applications
WCSE '13: Proceedings of the 2013 Fourth World Congress on Software Engineering

Recently, a new Computing platform "Configurable Architecture" that combines programmable hardware with programmable processors to capitalize on the strengths of hardware and software, has emerged as a potential alternative to the conventional Von-...
An integrated development platform of a reconfigurable radio processor for software defined radio

Performance required by "Software Defined Radio (SDR)" poses many challenges in real-time applications because of their high computational complexity. Designing a high performance SDR with a high degree of flexibility becomes an issue of importance. ...
Synthesis of Application-Specific Highly-Efficient Multi-Mode Systems for Low-Power Applications
DATE '03: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

We present a novel design methodology for synthesizing multiple configurations (or modes) into a single programmable system. Many DSP and multimedia applications require reconfigurability of a system along with efficiency in terms of power, performance ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 4, Issue 1

February 2005

254 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/1053271

Issue’s Table of Contents

Copyright © 2005 ACM.

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 February 2005

Published in TECS Volume 4, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
890
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)1

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Iqbal MParvez HRashid M(2016)“Multi-Circuit”: Automatic Generation of an Application Specific Configurable Core for Known Set of Application CircuitsJournal of Circuits, Systems and Computers10.1142/S021812661650102425:09(1650102)Online publication date: Sep-2016
https://doi.org/10.1142/S0218126616501024
Kilic AMarrakchi ZMehrez H(2014)A top-down optimization methodology for mutually exclusive applicationsInternational Journal of Reconfigurable Computing10.1155/2014/8276132014(3-3)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1155/2014/827613
York JChiou DGroeneveld PSciuto DHassoun S(2012)On the asymptotic costs of multiplexer-based reconfigurabilityProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228503(790-795)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228503
Fazlali MZakerolhosseini AGaydadjiev G(2012)Efficient datapath merging for the overhead reduction of run-time reconfigurable systemsThe Journal of Supercomputing10.1007/s11227-010-0458-359:2(636-657)Online publication date: 1-Feb-2012
https://dl.acm.org/doi/10.1007/s11227-010-0458-3
Michael NVinod AMoy CPalicot J(2011)Flexibility and Reusability in the Digital Front-End of Cognitive Radio TerminalsCircuits, Systems, and Signal Processing10.1007/s00034-011-9306-930:4(799-821)Online publication date: 1-Aug-2011
https://dl.acm.org/doi/10.1007/s00034-011-9306-9
Andriamisaina CCoussy PCasseau EChavet C(2010)High-level synthesis for designing multimode architecturesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.206275129:11(1736-1749)Online publication date: 1-Nov-2010
https://dl.acm.org/doi/10.1109/TCAD.2010.2062751
Fazlali MZakerolhosseini AGaydadjiev G(2010)A modified merging approach for datapath configuration time reductionProceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications10.1007/978-3-642-12133-3_29(318-328)Online publication date: 17-Mar-2010
https://dl.acm.org/doi/10.1007/978-3-642-12133-3_29
Fazlali MZakerolhosseini AShahbahrami AGaydadjiev G(2009)High speed merged-datapath design for run-time reconfigurable systems2009 International Conference on Field-Programmable Technology10.1109/FPT.2009.5377678(339-343)Online publication date: Dec-2009
https://doi.org/10.1109/FPT.2009.5377678
Xydis SEconomakos GPekmestzi K(2009)Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-pathsIntegration, the VLSI Journal10.1016/j.vlsi.2008.12.00342:4(486-503)Online publication date: 1-Sep-2009
https://dl.acm.org/doi/10.1016/j.vlsi.2008.12.003
Chavet CAndriamisaina CCoussy PCasseau EJuin EUrard PMartin EGielen G(2007)A design flow dedicated to multi-mode architectures for DSP applicationsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326199(604-611)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.5555/1326073.1326199
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents