ABSTRACT
The interconnection architecture of FPGAs such as switches dominates performance of FPGAs. Three-dimensional integration of FPGAs overcomes interconnect limitations by allowing instances to be located and signals to be routed in 3-D space. Wire resource prediction is important for fast and accurate interconnection planning in 3-D FPGA. In this paper, we extend the existing analytic model shown in [13] with a new parameter for our 3-D FPGA which has cluster-based logic blocks. The proposed wire resource prediction model is applied to our 3-D FPGA using a Xilinx Virtex2 slice [18] and our 3-D routing architecture. We validate the effectiveness of the extended model by comparing the required number of channel wires predicted by the extended analytic equation with that of the placed and routed results using 3-D placement and routing algorithm designed for our 3-D FPGA for a number of benchmark circuits. The extended 3-D wire resource prediction model predicts the required channel capacity with an average of 11.1% error for 17 large circuits from LGSynth93 and ISPD2001 Verilog benchmarks.
- V. Betz and J. Rose. VPR:A new packing placement and routing tool for FPGA research. In Field-Programmable Logic and Its Applications, pages 213--222, 1997. Google ScholarDigital Library
- CBL, http://www.cbl.ncsu.edu/CBL Docs/lgs93.html. LGSynth93 benchmark {online}.Google Scholar
- Y.-C. Chou and Y.-L. Lin. A Performance-driven Standard Cell Placer based on a Modified Force-directed Algorithm. In International Symposium on Physical Design, pages 24--29, 2001. Google ScholarDigital Library
- J. Darnauer and W. W.-M. Dai. A method for generating random circuits and its application to routability measurement. In ACM International Symposium on Field Programmable Gate Arrays, pages 66--72, 1996. Google ScholarDigital Library
- S. Das, A. P. Chandrakasan, and R. Reif. Three-dimensional integrated circuits:Performance, design methodology, and CAD tools. In International Computer Society Annual Symposium on VLSI, pages 13--18, 2003. Google ScholarDigital Library
- S. Das, A. P. Chandrakasan, and R. Reif. Calibration of Rent's rule models for three-dimensional integrated circuits. IEEE Transactions on VLSI Systems, 12(4):359--366, Apr. 2004. Google ScholarDigital Library
- J. A. Davis, V. K. De, and J. D. Meindl. A stochastic wire-length distribution for gigascale integration(GSI)-PartI:Derivation and Validation. IEEE Transactions on Electron Devices, 45(3):580--589, Mar. 1998.Google ScholarCross Ref
- J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. saraswat, A. Rahman, R. Reif, and J. D. Meindl. Interconnect limits on gigascale integration (GSI) in the 21st century. Proceedings of IEEE, 89(3):305--324, Mar. 2001.Google ScholarCross Ref
- A. El-Gamal. Two dimensional model for interconnections in master slice integrated circuits. IEEE Transactions on Circuits and Systems, 28:127--138, Feb. 1981.Google ScholarCross Ref
- A. Fan and R. Reif. Three-dimensional integration with copper wafer bonding. In Interconnect Technology Conference, pages 18--20, 2000.Google Scholar
- J. W. Joyner, P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl. A three-dimensional stochastic wire-length distribution for variable separation of strata. In Interconnect Technology Conference, pages 126--128, 2000.Google ScholarCross Ref
- A. Rahman, S. Das, A. P. Chandrakasan, and R. Reif. Wiring requirement and three-dimensional integration of field-programmable gate arrays. In International Workshop on System-level Interconnect Prediction, pages 107--113, 2001. Google ScholarDigital Library
- A. Rahman, S. Das, A. P. Chandrakasan, and R. Reif. Wiring requirement and three-dimensional integration technology for field programmable gate arrays. IEEE Transactions on VLSI Systems, 11(1):44--54, Feb. 2003. Google ScholarDigital Library
- A. Rahman, A. Fan, and R. Reif. Comparison of key performance metrics in two- and three-dimensional integrated circuits. In Interconnect Technology Conference, pages 18--20, 2000.Google ScholarCross Ref
- A. Rahman and R. Reif. System-level performance evaluation of three-dimensional integrated circuits. IEEE Transactions on VLSI Systems, 8(6):671--678, Dec. 2000. Google ScholarDigital Library
- S. Sastry and A. C. Parker. Stochastic models for wireability analysis of gate arrays. In IEEE Transactions on CAD, pages 52--65, 1986.Google ScholarDigital Library
- T. Tuan and B. Lai. Leakage power analysis of a 90nm FPGA. In IEEE Custom Integrated Circuits Conference, pages 57--60, 2003.Google ScholarCross Ref
- Xilinx Inc. http://www.xilinx.com, San Jose, CA. Xilinx Virtex-II Platform FPGA {online}, 2002.Google Scholar
- R. Zhang, K. Roy, C.-K. Koh, and D. B. Janes. Stochastic wire-length and delay distributions of 3-dimensional circuits. In IEEE/ACM International Conference on CAD, pages 208--213, 2000. Google ScholarDigital Library
Index Terms
A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool
Recommendations
Performance-driven simultaneous placement and routing for FPGA's
Sequential place and route tools for field programmable gate arrays (FPGA's) are inherently weak at addressing both wirability and timing optimizations. This is primarily due to the difficulty of accurately predicting wirability and delay during ...
Wire length prediction in constraint driven placement
SLIP '03: Proceedings of the 2003 international workshop on System-level interconnect predictionExperiments show that lengths of individual wires are different for different placement algorithms. To achieve accurate wire length prediction, some knowledge of a placer's details is necessary. We postulate that wire length prediction should be coupled ...
Individual wire-length prediction with application to timing-driven placement
In this paper, we address the problem of individual wire-length prediction and demonstrate its usefulness in timing-driven placement. Many researchers have observed that different placement algorithms produce different individual wire lengths. We ...
Comments