ABSTRACT
There are a number of factors that motivate the use of hierarchical physical design approaches for ASIC and mircroprocessor designs. While microprocessor designs have traditionally been done using hierarchy, the trend in ASIC designs is more recent. The growing use of hierarchy presents new challenges to the design automation community. Tools and algorithms that are designed to work well on flat chips certainly can be applied to individual partitions of a hierarchical design. This works well for some tasks, but there are a host of new problems introduced by hierarchy boundaries that are not addressed by such an approach. This talk will focus on some of the new and interesting physical design automation tasks, with an emphasis on the placement and timing closure aspects of the hierarchy problem.
- Physical design tools for hierarchy
Recommendations
Design hierarchy-guided multilevel circuit partitioning
In this paper, we present a new multilevel circuit partitioning algorithm (dhml) which is guided by design hierarchy. In addition to flat netlist hypergraph, we use user design hierarchy as a hint for partitioning. This design hierarchy already has some ...
Design hierarchy guided multilevel circuit partitioning
ISPD '02: Proceedings of the 2002 international symposium on Physical designIn this paper, we present a new multilevel circuit partitioning algorithm (dhml) which is guided by design hierarchy. In addition to flat netlist hypergraph, we use user design hierarchy as a hint for partitioning because it already has some ...
Timing closure based on physical hierarchy
ISPD '02: Proceedings of the 2002 international symposium on Physical designIn this paper, we shall present the progress and results of the ongoing project at UCLA on synthesis and optimization under physical hierarchy. First, we shall motivate our approach by pointing out the limitations of the existing approach to ...
Comments