skip to main content
10.1145/1055137.1055178acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
Article

Unified quadratic programming approach for mixed mode placement

Published: 03 April 2005 Publication History

Abstract

A complete placement system, UPlace, for mixed mode designs is presented, which consists of a force-directed global placement, and a zone-refinement based detailed placement. For global placement, a unified objective function capturing both wire length and cell distribution is proposed; quadratic programming is formulated to optimize the unified object function efficiently; a discrete cosine transformation method is devised to calculate the uneven cell distribution cost. A dynamic approach for decomposing multi-pin nets into two-pin nets is also introduced for better wire length modeling. Zone refinement method is used for a unified legalization and detailed placement process. Experimental results show that the placement algorithm is very promising.

References

[1]
H. Eisenmann, F. M. Johannes, Generic global placement and floorplanning. Proc. 35th Design Automation Conference, San Francisco, California, 1998, pp. 269--274.
[2]
J. M. Kleinhans, et al, GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization, IEEE Trans. Computer-Aided Design, Vol. 10, No. 3, Mar. 1991, pp. 356--365.
[3]
G. Sigl, K. Doll, F.M. Johannes, Analytical Placement: A Linear or a Quadratic Objective Function?, Proc. 25th Design Automation Conference, 1991, pp. 427--432.
[4]
H. Yu, X. Hong, Y. Cai, MMP: a novel placement algorithm for combined macro block and standard cell layout design, Proc. ASP-DAC, 2000, Yokohama, Japan, pp. 271--276.
[5]
T. Chan, J. Cong, T. Kong and J. Shinnerl, Multilevel Optimization for Large-scale Circuit Placement, Proc. IEEE International Conference on Computer Aided Design, San Jose, California, Nov. 2000, pp. 171--176.
[6]
C.-C. Chang, J. Cong and X. Yuan, Multi-level Placement for Large-Scale Mixed-Size IC Designs, Proc. Asia and South Pacific Design Automation Conference, 2003, pp 325--330.
[7]
S. N. Adya and I. L. Markov. Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement. Proc. ACM/IEEE Intl. Symp. on Physical Design, 2002, pp12--17.
[8]
S. N. Adya, I. L. Markov and P. G. Villarrubia. On Whitespace and Stability in Mixed-Size Placement. Proc. Intl. Conf. on Computer-Aided Design (ICCAD), 2003, 311--318.
[9]
C. J. Alpert and A.B.Kahng, Recent Directions in Netlist Partitioning: A Survey, Integration, the VLSI Journal, 19(1-2), 1995, pp. 1--81.
[10]
H. Chen, C.-K. Cheng, N.-C. Chou, A. B. Kahng, J. F.MacDonald, P. Suaris, B. Yao and Z. Zhu. An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering. Proc. ACM/IEEE Design Automation Conf., 2003, pp.794--799.
[11]
H. Shin, A.L. Sangiovanni-Vincentelli, C.H. Sequin, Zone-refining techniques for IC layout compaction, IEEE trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 9, No. 2, 1990, pp. 167--179.
[12]
J. Xu, P.N. Guo, and C. K. Cheng, Cluster Refinement for Block Placement, Proc. ACM/IEEE Design Automation Conference, 1997, pp. 762--765.
[13]
C.K. Cheng and E.S. Kuh, Module Placement Based on Resistive Network Optimization, IEEE Trans. on Computer-Aided Design, vol. CAD-3, July, 1984, pp. 218--225.
[14]
R. Tsay, E.S. Kuh, C.-P. Hsu, Proud: a fast sea-of-gates placement algorithm, Proceedings of the 25th ACM/IEEE conference on Design automation, June, 1988, pp.318--323.
[15]
A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, Recursive Bisection Based Mixed Block Placement, International Symposium on Physical Design, April 2004, pp. 84--89.
[16]
K. R. Castleman, "Digital Image Processing," 1st ed., Prentice Hall, Aug. 1995.
[17]
A. Srinivasan, K. Chaudhary, E. S. Kuh: RITUAL: Performance Driven Placement Algorithm for Small Cell ICs, in Proc. ICCAD 1991, pp. 48--51.
[18]
A. B. Kahng, and Q. Wang, Implementation and Extensibility of an Analytic Placer, proc. ACM/IEEE Intl. Symp. Physical Design, April 2004, pp. 18--25.
[19]
A. B. Kahng, and Q. Wang, An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement, in proc.IEEE Intl. Conf. On Computer-Aided Design (ICCAD), Nov. 2004, pp. 565--572.
[20]
B. Hu, M. Marek-Sadowska, FAR: fixed-points addition & relaxation based placement, in Proc. International Symposium on Physical Design, 2002, pp. 161--166.
[21]
N. Viswanathan and C. Chu., FastPlace: An Efficient Analytical Placement Technique using Cell Spreading and Iterative Local RefinementProc. Intl. Symp. on Physical Design, 2004, pp. 26--33.

Cited By

View all
  • (2023)A Solution Method for Non-Smooth Wirelength Model of VLSI Overall Layout Based on Neiderreit Sequence Initialized Harris Hawk Optimization2023 5th International Conference on Circuits and Systems (ICCS)10.1109/ICCS59502.2023.10367356(59-63)Online publication date: 27-Oct-2023
  • (2022)What's So Hard About (Mixed-Size) Placement?Proceedings of the 2022 International Symposium on Physical Design10.1145/3505170.3511035(57-64)Online publication date: 13-Apr-2022
  • (2015)ePlaceACM Transactions on Design Automation of Electronic Systems10.1145/269987320:2(1-34)Online publication date: 2-Mar-2015
  • Show More Cited By

Index Terms

  1. Unified quadratic programming approach for mixed mode placement

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      ISPD '05: Proceedings of the 2005 international symposium on Physical design
      April 2005
      258 pages
      ISBN:1595930213
      DOI:10.1145/1055137
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 03 April 2005

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. discrete cosine transformation
      2. mixed mode placement
      3. quadratic programming

      Qualifiers

      • Article

      Conference

      ISPD05
      Sponsor:
      ISPD05: International Symposium on Physical Design 2005
      April 3 - 6, 2005
      California, San Francisco, USA

      Acceptance Rates

      Overall Acceptance Rate 62 of 172 submissions, 36%

      Upcoming Conference

      ISPD '25
      International Symposium on Physical Design
      March 16 - 19, 2025
      Austin , TX , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)13
      • Downloads (Last 6 weeks)1
      Reflects downloads up to 25 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2023)A Solution Method for Non-Smooth Wirelength Model of VLSI Overall Layout Based on Neiderreit Sequence Initialized Harris Hawk Optimization2023 5th International Conference on Circuits and Systems (ICCS)10.1109/ICCS59502.2023.10367356(59-63)Online publication date: 27-Oct-2023
      • (2022)What's So Hard About (Mixed-Size) Placement?Proceedings of the 2022 International Symposium on Physical Design10.1145/3505170.3511035(57-64)Online publication date: 13-Apr-2022
      • (2015)ePlaceACM Transactions on Design Automation of Electronic Systems10.1145/269987320:2(1-34)Online publication date: 2-Mar-2015
      • (2012)Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2012.219358231:9(1366-1378)Online publication date: 1-Sep-2012
      • (2010)Unified analytical global placement for large-scale mixed-size circuit designsProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133569(657-662)Online publication date: 7-Nov-2010
      • (2010)Unified analytical global placement for large-scale mixed-size circuit designs2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2010.5654240(657-662)Online publication date: Nov-2010
      • (2009)Solving modern mixed-size placement instancesIntegration, the VLSI Journal10.1016/j.vlsi.2008.09.00342:2(262-275)Online publication date: 1-Feb-2009
      • (2009)Thermal-Aware 3D PlacementThree Dimensional Integrated Circuit Design10.1007/978-1-4419-0784-4_5(103-144)Online publication date: 30-Oct-2009
      • (2008)DPlace2.0Proceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356890(346-351)Online publication date: 21-Jan-2008
      • (2008)A Robust Mixed-Size Legalization and Detailed Placement AlgorithmIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.92579227:8(1349-1362)Online publication date: 1-Aug-2008
      • Show More Cited By

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media