Hamidreza Hashempour
ABSTRACT
This paper presents a novel approach for compressing functional test data in Automatic Test Equipment (ATE). A practical technique is presented for 2 Dimensional (2D) reordering of test data in which additionally to test vector reordering, column reordering is also applied. An ATE based approach to extract the original test vectors from the 2D ordered data is presented. The advantage of the approach is substantiated using the figure of merit of entropy for the 2D ordered test data of ISCAS benchmark circuits.
- Y. Zorian, "Test Requirements for Embedded Core-Based Systems and IEEE P1500," Proc. Intl. Test Conf., pp. 191--199, 1997. Google Scholar
Digital Library
- I. Pomeranz, L. Reddy and S. M. Reddy, "Compactest: A Method to Generate Compact Test Sets for Combinational Circuits," Proc. of Intl. Test Conf., pp. 194--203, 1991. Google ScholarDigital Library
- J.-S. Chang and C.-S. Lin, "Test Set Compaction for Combinational Circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, pp. 1370--1378, Nov. 1995. Google ScholarDigital Library
- I. Hamzaoglu and J. H. Patel, "Test Set Compaction Algorithms for Combinational Circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 8, pp. 957--963, Aug. 2000. Google ScholarDigital Library
- A. El-Maleh, S. Al-Zahir and E. Kahn, "A Geometric Primitive Based Compression Scheme for Testing System-on-a-Chip," Proc. IEEE VLSI Test Symp., pp. 54--59, 2001. Google ScholarDigital Library
- T. Yamaguchi, M. Ishida and D. S. Ha, "An Efficient Method for Compressing Test Data," Proc. IEEE Intl. Test Conf., pp. 79--88, 1997. Google ScholarDigital Library
- A. Jas and N. A. Touba, "Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs," Proc. IEEE Intl. Test Conf., pp. 458--464, 1998. Google ScholarDigital Library
- A. Chandra and K. Chakrabarty, "System-on-a-chip test-data compression and decompression architectures based on Golomb codes," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 3, pp. 355--368, March 2001. Google ScholarDigital Library
- P. T. Gonciari, B. M. Al-Hashimi and N. Nicolici "Variable-Length Input Huffman Coding for System-on-a-Chip Test," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 6, pp. 783--796, June 2003. Google ScholarDigital Library
- A. Jas, J. G. Dastidar, N. M. Eng and N. A. Touba, "An efficient test vector compression scheme using selective Huffman coding," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 6, pp. 797--806, June 2003. Google ScholarDigital Library
- F. Karimi, Z. Navabi, W. M. Meleis and F. Lombardi, "Using Data Compression in Automatic Test Equipment for System-on-Chip Testing," IEEE Trans. on Instrumentation and Measurement, Vol. 53, No. 2, pp. 308--317, April 2004.Google ScholarCross Ref
- H. Hashempour and F. Lombardi, "ATE-Amenable Test Data Compression With no Cyclic Scan Registers," Proc. IEEE Intl. Conf. On Defect and Fault Tolerance in VLSI Systems, pp. 151--158, 2003. Google ScholarDigital Library
- T. Alton, "TGEN: Flexible Timing Generator Architecture," Proc. IEEE Intl. Test Conf., pp. 439--443, 1992. Google ScholarDigital Library
- M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits," Kluwer Academic Pub., 2000.Google Scholar
- K. Helsgaun, "An Effective Implementation of the Lin-Kernighan Traveling Salesman Heuristic," European Journal of Operational Research 126 (1), 106--130 (2000).Google ScholarCross Ref
Index Terms
- Two dimensional reordering of functional test data for compression by ATE
Recommendations
Test Data Compression Using Multi-dimensional Pattern Run-length Codes
Test data compression is an efficient methodology in reducing large test data volume for system-on-a-chip designs. In this paper, a variable-to-variable length compression method based on encoding runs of compatible patterns is presented. Test data in ...
Test Data Compression for Scan-Based BIST Aiming at 100x Compression Rate
We developed test data compression scheme for scan-based BIST, aiming to compress test stimuli and responses by more than 100 times. As scan-BIST architecture, we adopt BIST-Aided Scan Test (BAST), and combines four techniques: the invert-and-shift ...
Enhancing error resilience for reliable compression of VLSI test data
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIThis paper presents a novel methodology to improve error resilience for reliable compression of test data of VLSI circuits. The presence of so-called "bit-flips" (due to the high speed manufacturing test or noise in the Automatic Test Equipment (ATE) ...
Comments