Reticle floorplanning of flexible chips for multi-project wafers
Abstract
References
Index Terms
- Reticle floorplanning of flexible chips for multi-project wafers
Recommendations
Multi-project reticle floorplanning and wafer dicing
ISPD '04: Proceedings of the 2004 international symposium on Physical designMulti-project Wafers (MPW) are an efficient way to share the rising costs of mask tooling between multiple prototype and low production volume designs. Packing the different die images on a multi-project reticle leads to new and highly challenging ...
Reticle Floorplanning with Guaranteed Yield for Multi-Project Wafers
ICCD '04: Proceedings of the IEEE International Conference on Computer DesignWith the dramatic increase in mask costs, multi-project wafers have became an attractive choice for low-volume chip fabrication. By using the same set of masks to fabricate a number of different chips, the mask-set cost is amortized among different chip ...
Reticle Floorplanning and Wafer Dicing for Multiple Project Wafers
ISQED '05: Proceedings of the 6th International Symposium on Quality of Electronic DesignMulti-project wafer having several chips placed on the same reticle to lower mask cost is key to low-volume IC fabrication. In this paper, we proposed two MILP models for simultaneous reticle floorplanning and wafer dicing problem, a formulation for ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 206Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in