skip to main content
10.1145/1062261.1062268acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
Article

ELDORADO

Published: 04 May 2005 Publication History

Abstract

This paper introduces Eldorado, a third generation multithreaded architecture. Previous Cray multithreaded systems were plagued by unreliable hardware and high costs. Eldorado corrects these problems by using many parts built for other commercial systems. Its compute processor is a 500 MHZ multithreaded processor architecturally similar to the MTA-2 processor; but its interconnection network, I/O subsystem, and service processors are borrowed from other Cray systems. Eldorado retains the programming model, operating system, and tools of the MTA-2. It has the same capability as the MTA-2 to tolerate latencies and achieve high performance on programs that run poorly on SMP clusters. We present several programming examples to illustrate performance and scalability in the presence of high memory and synchronization latencies

References

[1]
Cray Red Storm Project {Online}. http://www.cray.com/products/programs/red_storm/.
[2]
Cray MTA-2 System {Online}. http://www.cray.com/products/programs/mta_2/.
[3]
Cray XT3 System {Online}. http://www.cray.com/products/xt3/.
[4]
Cray Cascade Project {Online}. http://www.cray.com/products/programs/cascade/.
[5]
HPC Challenge Benchmarks {Outline}. http://icl.cs.utk.edu/hpcc/.
[6]
Alverson, A, et. al., "The Tera computer system." in Proceedings of the 4th International Conference on Supercomputing, ACM Press, 1990.
[7]
Anderson, W., et. al. "Early experience with scientific programs on the Cray MTA-2." in Proceedings of SC '03, ACM Press, 2003.
[8]
Bokhari, S.H. and J.R. Sauer, "Sequence alignment on the MTA-2." Concurrency and Computation: Practice and Experience, 16, pp. 823--839, 2004.
[9]
Pfeiffer, W., A. Snavelly, and L. Carter, Evaluation of a multithreaded architecture on defense applications, SDSC Technical Report, 1999.

Cited By

View all
  • (2024)UpDown: A Novel Architecture for Unlimited Memory ParallelismProceedings of the International Symposium on Memory Systems10.1145/3695794.3695801(61-77)Online publication date: 30-Sep-2024
  • (2024)Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory AccessACM Transactions on Architecture and Code Optimization10.1145/366347921:3(1-28)Online publication date: 9-May-2024
  • (2023)A Survey on the Proposed Architectures for Efficient Execution of Irregular Applications Using Pipeline Parallelism2023 Congress in Computer Science, Computer Engineering, & Applied Computing (CSCE)10.1109/CSCE60160.2023.00342(2080-2087)Online publication date: 24-Jul-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CF '05: Proceedings of the 2nd conference on Computing frontiers
May 2005
467 pages
ISBN:1595930191
DOI:10.1145/1062261
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 May 2005

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. heterogeneous architectures
  2. multithreaded architectures
  3. multithreaded processing
  4. performance studies

Qualifiers

  • Article

Conference

CF05
Sponsor:
CF05: Computing Frontiers Conference
May 4 - 6, 2005
Ischia, Italy

Acceptance Rates

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)19
  • Downloads (Last 6 weeks)3
Reflects downloads up to 10 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)UpDown: A Novel Architecture for Unlimited Memory ParallelismProceedings of the International Symposium on Memory Systems10.1145/3695794.3695801(61-77)Online publication date: 30-Sep-2024
  • (2024)Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory AccessACM Transactions on Architecture and Code Optimization10.1145/366347921:3(1-28)Online publication date: 9-May-2024
  • (2023)A Survey on the Proposed Architectures for Efficient Execution of Irregular Applications Using Pipeline Parallelism2023 Congress in Computer Science, Computer Engineering, & Applied Computing (CSCE)10.1109/CSCE60160.2023.00342(2080-2087)Online publication date: 24-Jul-2023
  • (2022)Svelto: High-Level Synthesis of Multi-Threaded Accelerators for Graph AnalyticsIEEE Transactions on Computers10.1109/TC.2021.305786071:3(520-533)Online publication date: 1-Mar-2022
  • (2020)Energy Characterization of Graph WorkloadsSustainable Computing: Informatics and Systems10.1016/j.suscom.2020.100465(100465)Online publication date: Nov-2020
  • (2019)Advert: An Asynchronous Runtime for Fine-Grained Network Systems2019 IEEE/ACM Third Annual Workshop on Emerging Parallel and Distributed Runtime Systems and Middleware (IPDRM)10.1109/IPDRM49579.2019.00006(9-17)Online publication date: Nov-2019
  • (2018)High-level synthesis for irregular applicationsProceedings of the International Symposium on Memory Systems10.1145/3240302.3240421(183-184)Online publication date: 1-Oct-2018
  • (2017)Exploring DataVortex Systems for Irregular Applications2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS)10.1109/IPDPS.2017.121(409-418)Online publication date: May-2017
  • (2017)In-Place Irregular Computation for Message-Passing Chip-Multiprocessors2017 46th International Conference on Parallel Processing Workshops (ICPPW)10.1109/ICPPW.2017.23(69-76)Online publication date: Aug-2017
  • (2017)Pushing the Limits of Irregular Access Patterns on Emerging Network Architecture: A Case Study2017 IEEE International Conference on Cluster Computing (CLUSTER)10.1109/CLUSTER.2017.125(874-881)Online publication date: Sep-2017
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media