skip to main content
10.1145/1065579.1065815acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Energy optimal speed control of devices with discrete speed sets

Published: 13 June 2005 Publication History

Abstract

We obtain analytically, the energy optimal speed profile of a generic multi-speed device with a discrete set of speeds, to execute a given task within a given time. Current implementations of energy efficient speed control policies (including DVFS) almost exclusively use the minimum feasible speed pair, which has been shown before to be suboptimal. Unlike previous works, ours does not require an explicit functional relationship between the device's power and speed (e.g. the CMOS power model), but only assumes that the power-speed relationship is a W-convex (a discrete equivalent of a convex) function. This assumption allowed us to show that the optimal speed profile uses at most two speeds, and that all the essential characteristics of the power-speed relationship can be encapsulated within a single speed, ωu. The latter speed is intrinsic to the device (i.e. task independent) and can be readily computed from its power-speed values (without any curve fit). Further, ωu is also the speed at which the the device consumes the least energy per unit work done. The problem formulation reduces to a linear program in the number of supported speeds, which in general, is difficult to solve analytically. However, the optimum solution has a very simple form - it is either ωu, or the minimum feasible speed pair for the given task. We verified that a number of commercial DVFS processors, and other devices like disk drives satisfied our model of the W-convex power-speed relationship.

References

[1]
Advanced Micro Devices. AMD Athlon 64 Processor Power and Thermal Data Sheet.]]
[2]
M. S. Bazaara, H. D. Sherali, and C. M. Shetty. Nonlinear Programming: Theory and Algorithms. John Wiley and Sons, second edition, 1993.]]
[3]
L. Benini, A. Bogliolo, G. A. Paleologo, and G. De Micheli. Policy optimization for dynamic power management. IEEE Trans. CAD, 18(6):813--833, June 1999.]]
[4]
N. Chang, I. Choi, and H. Shim. DLS: Dynamic backlight luminance scaling of liquid crystal display. IEEE Trans. VLSI Sys., 12(8):837--846, August 2004.]]
[5]
M. Fleischmann. Longrun power managementTM: Dynamic power management for CrusoeTM processors.]]
[6]
S. Gurumurthi, A. Sivasubramaniam, M. Kandemir, and H. Franke. Reducing disk power consumption in servers with DRPM. IEEE Computer, 36(12):59--66, December 2003.]]
[7]
Intel Corp. Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor.]]
[8]
Intel Corp. Intel Pentium M Processor on 90nm Process with 2-MB L2 Cache.]]
[9]
Intel Corp. Intel PXA26x Processor Family : Electrical, Mechanical, and Thermal Specification.]]
[10]
S. Irani, S. Shukla, and R. Gupta. Algorithms for power savings. In Proc. ACM-SIAM Symposium on Discrete Algorithms, pages 37--46, Philadelphia, PA, USA, 2003. Society for Industrial and Applied Mathematics.]]
[11]
S. Irani, S. Shukla, and R. Gupta. Online strategies for dynamic power management in systems with multiple power-saving states. ACM Trans. Embedded Computing Sys. (TECS), 2(3):325--346, 2003.]]
[12]
T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In Proc. Intl' Symp. Low Power Electronics and Design (ISLPED), pages 197-202, 1998.]]
[13]
R. Jejurikar, C. Pereira, and R. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In Proc. Design Automation Conf. (DAC), pages 275--280, 2004.]]
[14]
J. R. Lorch and A. J. Smith. PACE: A new approach to dynamic voltage scaling. IEEE Trans. Computers, 53(7):856--869, July 2004.]]
[15]
S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proc. ICCAD, pages 721--725, 2002.]]
[16]
A. Miyoshi, C. Lefurgy, E. V. Hensbergen, R. Rajamony, and R. Rajkumar. Critical power slope: Understanding the runtime effects of frequency scaling. In Proc. Intl' Conf. Supercomputing (ICS), pages 35--44, 2002.]]
[17]
K. Okada, N. Kojima, and K. Yamashita. A novel drive architecture of HDD: "multimode hard disc drive". In Proc. Intl' Conf. Consumer Electroncis (ICCE), pages 92--93. IEEE Press, 2000.]]
[18]
J. Pouwelse, K. Langendoen, and H. Sips. Application-directed voltage scaling. IEEE Trans. VLSI Sys., 11(5):812--826, October 2003.]]
[19]
Q. Qiu, Q. Wu, and M. Pedram. Stochastic modeling of a power-managed system-construction and optimization. IEEE Trans. CAD, 20(10):1200--1217, October 2001.]]
[20]
R. Rao. Energy optimal speed control for components of portable systems. Master's thesis, University of Arizona, Tucson, 2004.]]
[21]
R. Rao and S. Vrudhula. Energy optimization for a two-device data flow chain. In Proc. Intl' Conf. Computer-Aided Design (ICCAD), pages 268--274, November 2004.]]
[22]
R. Rao, S. Vrudhula, and M. S. Krishnan. Disk drive energy optimization for audio-video applications. In Proc. Conf. Compilers, Arch., Synth. Emb. Sys. (CASES), pages 93--103, September 2004.]]
[23]
C. Schurgers, O. Aberthorne, and M. Srivastava. Modulation scaling for energy aware communication systems. In Proc. Intl' Symp. Low Power Electronics and Design (ISLPED), pages 96--99. ACM Press, 2001.]]
[24]
M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced CPU energy. In Proc. Symp. Operating Sys. Design and Implementation (OSDI), pages 13--23, 1994.]]

Cited By

View all
  • (2020)Leakage-Aware Battery Lifetime Analysis Using the Calculus of VariationsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2020.300106467:12(4829-4841)Online publication date: Dec-2020
  • (2014)Power management through DVFS and dynamic body biasing in FD-SOI circuitsProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2593185(1-6)Online publication date: 1-Jun-2014
  • (2013)Methodology for Power Mode selection in FD-SOI circuits with DVFS and Dynamic Body Biasing2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2013.6662174(199-206)Online publication date: Sep-2013
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '05: Proceedings of the 42nd annual Design Automation Conference
June 2005
984 pages
ISBN:1595930582
DOI:10.1145/1065579
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2005

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. convex
  2. energy optimization
  3. frequency scaling
  4. functions
  5. low-power
  6. speed control
  7. voltage scaling

Qualifiers

  • Article

Conference

DAC05
Sponsor:
DAC05: The 42nd Annual Design Automation Conference 2005
June 13 - 17, 2005
California, Anaheim, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)4
  • Downloads (Last 6 weeks)0
Reflects downloads up to 20 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2020)Leakage-Aware Battery Lifetime Analysis Using the Calculus of VariationsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2020.300106467:12(4829-4841)Online publication date: Dec-2020
  • (2014)Power management through DVFS and dynamic body biasing in FD-SOI circuitsProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2593185(1-6)Online publication date: 1-Jun-2014
  • (2013)Methodology for Power Mode selection in FD-SOI circuits with DVFS and Dynamic Body Biasing2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2013.6662174(199-206)Online publication date: Sep-2013
  • (2008)Energy-efficient dynamic task scheduling algorithms for DVS systemsACM Transactions on Embedded Computing Systems10.1145/1331331.13313417:2(1-25)Online publication date: 29-Jan-2008
  • (2007)Energy optimal speed control of a producer--consumer device pairACM Transactions on Embedded Computing Systems10.1145/1274858.12748686:4(30-es)Online publication date: 1-Sep-2007
  • (2006)Procrastinating voltage scheduling with discrete frequency setsProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131604(456-461)Online publication date: 6-Mar-2006

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media