A GHz-class charge recovery logic
Abstract
References
Index Terms
- A GHz-class charge recovery logic
Recommendations
LSI implementation of a low-power 4 × 4-bit array two-phase clocked adiabatic static CMOS logic multiplier
As the density and operating speed of complementary metal oxide semiconductor (CMOS) circuits increases, dynamic power dissipation has become a critical concern in the design and development-of personal information systems and large computers. The ...
Energy recovery clocking scheme and flip-flops for ultra low-energy applications
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and designA significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Hence, low-power clocking schemes would be promising approaches for future designs. We propose four novel energy recovery flip-flops that enable ...
A 1-V 9.6-GHz charge-pump PLL with low RMS-integrated jitter
AbstractA low-power low-jitter phase-locked loop (PLL) with phase noise improvement for radio frequency transceivers is presented in this paper. The in-band phase noise and out-of-band phase noise are both reduced due to the time-amplifying technique and ...
Comments
Information & Contributors
Information
Published In

Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 320Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in