Cited By
View all- Zhou WOuyang YLu YLiang H(2022)A router architecture with dual input and dual output channels for Networks-on-ChipMicroprocessors & Microsystems10.1016/j.micpro.2022.10446490:COnline publication date: 1-Apr-2022
- Mishkin MKim NLipasti M(2017)Temporal codes in on-chip interconnects2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED.2017.8009158(1-6)Online publication date: Jul-2017
- Liu YRuan YLai Z(2013)New heuristic algorithms for low-energy mapping and routing in 3D NoCInternational Journal of Computer Applications in Technology10.1504/IJCAT.2013.05429747:1(1-13)Online publication date: 1-Jun-2013
- Show More Cited By