skip to main content
10.1145/1081081.1081100acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
Article

Task sheduling for power optimisation of multi frequency synchronous data flow graphs

Published: 04 September 2005 Publication History

Abstract

During recent years power optimisation has become one of the most challenging design goals in modern communication systems, particularly in the wireless domain. Many different approaches for task scheduling on single or multi-core systems exist, mostly addressing the minimisation of execution time or the number of processors used. The minimisation of the processor's clock frequency by adjusting the supply voltage or directly by frequency scaling according to the chosen task scheduling has shown good results in the reduction of power consumption. Most of the known approaches base their core algorithms on graph representations for multi-rate systems or synchronous data flow (SDF) graphs, in a single frequency domain. In many cases a signal processing system comprises several frequency domains, in which processes have to be fired according to their in- and output data rates as well as to their frequency domain. In this work the superposition of frequency domains and data dependencies is incorporated into the optimisation process and used as a another degree of freedom. Several algorithms have been implemented and evaluated to minimise the required processor's clock frequency, including a greedy, a simulated annealing, as well as a tabu search approach.

References

[1]
Intel 80200 Processor Based on Intel XScale Microarchitecture. http://developer.intel.com/design/iio/manuals/273411.htm.]]
[2]
Transmeta Crusoe SE Processor family. Technical report. http://www.transmeta.com/crusoe/crusoe_se.html.]]
[3]
CoWare SPW 4. CoWare Design Systems, 2004. http://www.coware.com/products/spw4.php.]]
[4]
P. Belanović and M. Rupp. Automated Floating-point to Fixed-point Conversion with the fixify Environment. In International Workshop on Rapid System Prototyping RSP'05, June 2005.]]
[5]
T. D. Burd and R. W. Brodersen. Processor design for portable systems. J. VLSI Signal Processing, 13(2-3):203--221, 1996.]]
[6]
R. Camposano and J. Wilberg. Embedded system design. Design Automation Embedded Syst., 1:5--50, 1996.]]
[7]
A. Chandrakasan, V. Gutnik, and T. Xanthopoulos. Data Driven Signal Processing: An Approach for Energy Efficient Computing. In Proc. Int. Symp. Low Power Electronics and Design, pages 344--352, 1996.]]
[8]
A. P. Chandrakasan, S. Sheng, and R. W. Broderson. Low-power CMOS digital design. IEEE J. Solid-State Circuits, 27(4):473--484, 1992.]]
[9]
M. Frerking. Digital Signal Processing in Communication Systems. Chapman and Hall, 115 Fifth Ave., NY 10003, 1994.]]
[10]
R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuit, 31(9):1277--1284, 1996.]]
[11]
V. Gutnik and A. Chandrakasan. An Efficient Controller for Variable Supply-Voltage Low Power Processing. In Proc. Symp. VLSI Circuits, pages 158--159, 1996.]]
[12]
M. Holzer, P. Belanović, D. Mičušík, and M. Rupp. A Consistent Design Methodology to Meet SDR Challenges. In Wireless World Research Forum WWRF9, Zurich, July 2003.]]
[13]
T. Ishihara and H. Yasuura. Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In ISLPED 1998, pages 197--202, August 1998.]]
[14]
S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by Simulated Annealing. Science, 220(4598):671--680, 1983.]]
[15]
B. Knerr, M. Holzer, P. Belanović, G. Sauzon, and M. Rupp. Design Flow Improvements for Embedded Wireless Receivers. XII. European Signal Processing Conference (EUSIPCO 2004), September 2004.]]
[16]
B. Knerr, M. Holzer, and M. Rupp. HW/SW Partitioning Using High Level Metrics. International Conference on Computing, Communications and Control Technologies (CCCT), pages 33--38, June 2004.]]
[17]
E. Lee. Overview of the Ptolemy Project. Technical report, University of Berkeley, March 2001.]]
[18]
E. Lee and D. Messerschmitt. Static scheduling of synchronous data-flow programs for digital signal processing. IEEE Transactions on Computers, 36:24--35, 1987.]]
[19]
P. Macken, M. Degrauwe, M. V. Paemel, and H. Oguey. A Voltage Reduction Technique for Digital Systems. In Proc. IEEE Int. Solid-State Circuits Conference, pages 238--239, 1990.]]
[20]
L. S. Nielsen, C. Niessen, J. Sparso, and K. van Berkel. Low-power Operation Using Self-timed Circuits and Adaptive Scaling of the Supply Voltage. IEEE Trans. VLSI Syst., 2(4):391--397, 1994.]]
[21]
M. Rupp, A. Burg, and E. Beck. Rapid Prototyping for Wireless Designs: the Five-Ones Approach. Signal Processing Europe 2003, 83:1427--1444, July 2003.]]
[22]
Y. Shin, K. Choi, and T. Sakurai. Power Optimization of Realtime Embedded Systems on Variable Speed Processors. In Int'l Conference on Computer Aided Design (ICCAD), pages 365--368, November 2000.]]
[23]
M. Weiser, B. Welch, and A. D. S. Shenker. Scheduling for Reduced CPU Energy. In USENIX Symp. Operating Systems Design and Implementation, pages 13--23, 1994.]]
[24]
V. Zivojnovic, S. Ritz, and H. Meyr. Optimizing DSP Programs under the Multirate Retiming Transformation. In 7th European Signal Processing Conference, volume 3, pages 1597--1600, 1994.]]

Cited By

View all
  • (2008)Convergence analysis of run-time distributed optimization on adaptive systems using game theory2008 International Conference on Field Programmable Logic and Applications10.1109/FPL.2008.4630007(555-558)Online publication date: Sep-2008

Index Terms

  1. Task sheduling for power optimisation of multi frequency synchronous data flow graphs

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design
    September 2005
    271 pages
    ISBN:1595931740
    DOI:10.1145/1081081
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 04 September 2005

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. frequency scaling
    2. multi frequency systems
    3. power optimisation
    4. synchronous data flow graphs
    5. task scheduling

    Qualifiers

    • Article

    Conference

    SBCCI05
    Sponsor:
    SBCCI05: 18th Symposium on Integrated Circuits and System Design
    September 4 - 7, 2005
    Florianolpolis, Brazil

    Acceptance Rates

    Overall Acceptance Rate 133 of 347 submissions, 38%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 10 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2008)Convergence analysis of run-time distributed optimization on adaptive systems using game theory2008 International Conference on Field Programmable Logic and Applications10.1109/FPL.2008.4630007(555-558)Online publication date: Sep-2008

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media