Article

Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation

Authors:

José Carlos S. Palma,

César Augusto M. Marcon,

Fernando G. Moraes,

Ney L. V. Calazans,

Ricardo A. L. Reis,

Altamiro A. SusinAuthors Info & Claims

SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design

Pages 196 - 201

https://doi.org/10.1145/1081081.1081131

Published: 04 September 2005 Publication History

Abstract

This work addresses the problem of application mapping in networks-on-chip (NoCs). It explores the importance of characterizing network traffic to effectively predict NoC energy consumption. Traffic is seen as an important factor affecting the problem of mapping applications into NoCs having as goal to minimize the total dynamic energy consumption of a complex system-on-a-chip (SoC). Experiments showed that failing to consider the bit transitions influence on traffic inevitably leads to an energy estimation error. This error is proportional to the amount of bit transitions in transmitted packets. In applications that present a large number of packets exchange, the error is propagated, significantly affecting the mapping results. This paper proposes a high-level application model that captures the traffic effect and uses it to describe the behavior of applications. In order to evaluate the quality of the proposed model, a set of embedded systems were described using both, a previously proposed model (that does not capture the traffic effect), and the model proposed here. Comparing the resulting mappings, those derived from the proposed model showed improvements in energy savings with regard to the other model for all experiments.

References

[1]

A. Iyer and D. Marculescu. Power and performance evaluation of globally asynchronous locally synchronous processors. 29th Annual International Symposium on Computer Architecture (ISCA), pp. 158--168, May 2002.

Digital Library

[2]

W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. Design Automation Conference (DAC), pp. 684--689, June 2001.

Digital Library

[3]

S. Kumar et al. A network on chip architecture and design methodology. IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 105--112, April 2002.

Digital Library

[4]

J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. Asia and South Pacific-Design Automation Conference (ASP-DAC), pp. 233--239, Jan 2003.

Digital Library

[5]

S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 896--901, February 2004.

Digital Library

[6]

C. Marcon, A. Borin, A. Susin, L. Carro and F. Wagner. Time and Energy Efficient Mapping of Embedded Applications onto NoCs. Asia and South Pacific-Design Automation Conference (ASP-DAC), January 2005.

Digital Library

[7]

T. Ye; L. Benini and G. De Micheli. Analysis of power consumption on switch fabrics in network routers. Design Automation Conference (DAC), pp.524--529, June 2002.

Digital Library

[8]

C. Marcon; N. Calazans, F. Moraes; A. Susin L. Reis and F. Hessel. Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. Design, Automation and Test in Europe (DATE), pp. 502--507, March 2005.

Digital Library

[9]

T. Ye; L. Benini and G. De Micheli. Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture (JSA), vol. 50, issues 2-3, pp. 81--104, February 2004.

Digital Library

[10]

H. Wang; L. Peh; S. Malik. A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks. Design, Automation and Test in Europe (DATE), pp. 1238--1243, March 2005.

Digital Library

[11]

N. Eisley; L. Peh. High-Level Power Analysis of On-Chip Networks. International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), September 2004.

Digital Library

[12]

F. Moraes, N. Calazans, A. Mello, L. Möller and L. Ost. HERMES: an infrastructure for low area overhead packet-switching networks on chip. The VLSI Journal Integration (VJI), vol. 38, issue 1, pp. 69--93, October 2004.

Digital Library

[13]

E. Van der Tol and E. Jaspers. Mapping of MPEG-4 Decoding on a Flexible Architecture Platform. SPIE Conference on Visualization and Data Analysis. pp. 1--13, January 2002.

[14]

M. Quinn. Parallel Computing- Theory and Practice, McGraw-Hill, New-York, 1994.

Digital Library

[15]

R. Burden and J. D. Faires. Study Guide for Numerical Analysis, McGraw-Hill, New-York, 2001.

[16]

R. Dick, D. Rhodes and W. Wolf. TGFF: task graphs for free. International Workshop on Hardware / Software Co-Design (CODES/CASHE), pp.97--101, March 1998.

Digital Library

Cited By

Dalzotto ADa Silva Borges CRuaro MMoraes F(2022)Leveraging NoC-based Many-core Performance Through Runtime Mapping Defragmentation2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)10.1109/ICECS202256217.2022.9970841(1-4)Online publication date: 24-Oct-2022
https://doi.org/10.1109/ICECS202256217.2022.9970841
Dalzotto ARuaro MErthal LMoraes F(2021)Dynamic Mapping for Many-cores using Management Application Organization2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)10.1109/ICECS53924.2021.9665547(1-6)Online publication date: 28-Nov-2021
https://doi.org/10.1109/ICECS53924.2021.9665547
Romanov AIvannikov A(2018)SystemC Language Usage as the Alternative to the HDL and High-level Modeling for NoC SimulationInternational Journal of Embedded and Real-Time Communication Systems10.4018/IJERTCS.20180701029:2(18-31)Online publication date: Jul-2018
https://doi.org/10.4018/IJERTCS.2018070102
Show More Cited By

Index Terms

Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation
1. Hardware
  1. Emerging technologies
  2. Very large scale integration design
    1. Application-specific VLSI designs
      1. Application specific processors

Recommendations

Energy and buffer aware application mapping for networks-on-chip with self similar traffic

Networks-on-chip (NoC) is a promising on-chip communication paradigm that improves scalability and performance of System-on-Chips. NoC design flow contains many problems from different areas, such as networking, embedded design and computer ...
Time and energy efficient mapping of embedded applications onto NoCs
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

This work analyzes, the mapping of applications onto generic regular Networks-on-Chip (NoCs). Cores must be placed considering communication requirements so as to minimize the overall application execution time and energy consumption. We expand previous ...
Combining mapping and partitioning exploration for NoC-based embedded systems

Networks on Chip (NoC) have emerged as the key paradigm for designing a scalable communication infrastructure for future Systems on Chip (SoC). An important issue in NoC design is how to map an application on this architecture and how to determine the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design

September 2005

271 pages

ISBN:1595931740

DOI:10.1145/1081081

General Chair:
Carlos Galup-Montoro
Federal University of Santa Catarina, Brazil
,
Program Chairs:
Sergio Bampi
Federal University of Rio Grande do Sul, Brazil
,
Alex Orailoglu
University of California, San Diego, CA

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 September 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SBCCI05

Sponsor:

SBCCI05: 18th Symposium on Integrated Circuits and System Design

September 4 - 7, 2005

Florianolpolis, Brazil

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
350
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Dalzotto ADa Silva Borges CRuaro MMoraes F(2022)Leveraging NoC-based Many-core Performance Through Runtime Mapping Defragmentation2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)10.1109/ICECS202256217.2022.9970841(1-4)Online publication date: 24-Oct-2022
https://doi.org/10.1109/ICECS202256217.2022.9970841
Dalzotto ARuaro MErthal LMoraes F(2021)Dynamic Mapping for Many-cores using Management Application Organization2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)10.1109/ICECS53924.2021.9665547(1-6)Online publication date: 28-Nov-2021
https://doi.org/10.1109/ICECS53924.2021.9665547
Romanov AIvannikov A(2018)SystemC Language Usage as the Alternative to the HDL and High-level Modeling for NoC SimulationInternational Journal of Embedded and Real-Time Communication Systems10.4018/IJERTCS.20180701029:2(18-31)Online publication date: Jul-2018
https://doi.org/10.4018/IJERTCS.2018070102
Romanov AIvannikov A(2016)SystemC NoC simulation as the alternative to the HDL and high-level modelingProceedings of the 18th Conference of Open Innovations Association FRUCT10.1109/FRUCT-ISPIT.2016.7561540(285-290)Online publication date: 25-Apr-2016
https://dl.acm.org/doi/10.1109/FRUCT-ISPIT.2016.7561540
Singh AKumar ASrikanthan T(2013)Accelerating throughput-aware runtime mapping for heterogeneous MPSoCsACM Transactions on Design Automation of Electronic Systems10.1145/2390191.239020018:1(1-29)Online publication date: 16-Jan-2013
https://dl.acm.org/doi/10.1145/2390191.2390200
Loucif S(2013)Performance Evaluation of Hierarchical-Torus NoCProceedings of the 2013 27th International Conference on Advanced Information Networking and Applications Workshops10.1109/WAINA.2013.13(837-842)Online publication date: 25-Mar-2013
https://dl.acm.org/doi/10.1109/WAINA.2013.13
Loucif S(2013)Clustering and message distance trade-offs in torus-based Networks-on-ChipEurocon 201310.1109/EUROCON.2013.6625055(687-693)Online publication date: Jul-2013
https://doi.org/10.1109/EUROCON.2013.6625055
Moreno EMarcon CCalazans NMoraes F(2011)Arbitration and routing impact on NoC design2011 22nd IEEE International Symposium on Rapid System Prototyping10.1109/RSP.2011.5929995(193-198)Online publication date: May-2011
https://doi.org/10.1109/RSP.2011.5929995
Bezerra GForrest SMoses MDavis AZarkesh-Ha PReda SWang J(2010)Modeling NoC traffic locality and energy consumption with rent's communication probability distributionProceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction10.1145/1811100.1811103(3-8)Online publication date: 13-Jun-2010
https://dl.acm.org/doi/10.1145/1811100.1811103
Singh ASrikanthan TKumar AJigang W(2010)Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platformsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2010.04.00756:7(242-255)Online publication date: 1-Jul-2010
https://dl.acm.org/doi/10.1016/j.sysarc.2010.04.007
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten