Cited By
View all- Huang ZChen XGao FLi RWu XZhang F(2025)Sophon: A Time-Repeatable and Low-Latency Architecture for Embedded Real-Time Systems Based on RISC-VIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2024.344727933:1(221-233)Online publication date: Jan-2025
- Damschen MBauer LHenkel J(2017)Timing Analysis of Tasks on Runtime Reconfigurable ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.257230425:1(294-307)Online publication date: 1-Jan-2017
- Damschen MBauer LHenkel J(2016)Extending the WCET Problem to Optimize for Runtime-Reconfigurable ProcessorsACM Transactions on Architecture and Code Optimization10.1145/301405913:4(1-24)Online publication date: 12-Dec-2016
- Show More Cited By