Power optimization for universal hash function data path using divide-and-concatenate technique
Abstract
References
Index Terms
- Power optimization for universal hash function data path using divide-and-concatenate technique
Recommendations
Power Optimization for Universal Hash Function Data Path Using Divide-and-Concatenate Technique
We present an architecture level low-power design technique called divide and concatenate for universal hash functions based on the following observations. (1) The power consumption of a w-bit array multiplier and associated universal hash data path ...
Divide-and-concatenate: an architecture-level optimization technique for universal hash functions
The authors present an architectural optimization technique called divide-and-concatenate for hardware architectures of universal hash functions based on three observations: 1) the area of a multiplier and associated data path decreases quadratically ...
On gate level power optimization using dual-supply voltages
In this paper, we present an approach for applying two supply voltges to optimize power in CMOS digital circuits under the timing constraints. Given a technology-mapped network, we first analyze the power/delay model and the timing slack distribution in ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Petru Eles,
- Axel Jantsch,
- Program Chair:
- Reinaldo Bergamaschi
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 408Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in