Article

Design considerations for network processor operating systems

Authors:

Chia-Hui TaiAuthors Info & Claims

ANCS '05: Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems

Pages 71 - 80

https://doi.org/10.1145/1095890.1095901

Published: 26 October 2005 Publication History

Abstract

Network processors (NPs) promise a flexible, programmable packet processing infrastructure for network systems. To make full use of the capabilities of network processors, it is imperative to provide the ability to dynamically adapt to changing traffic patterns and to provide run-time support in the form of a network processor operating system. The differences to existing operating systems and the main challenges lie in the multiprocessor nature of NPs, their on-chip resources constraints, and the real-time processing requirements. In this paper, we explore the key design tradeoffs that need to be considered when designing a network processor operating system. In particular, we explore the performance impact of (1) application analysis for partitioning, (2) network traffic characterization, (3) workload mapping, and (4) run-time adaptation. We present and discuss qualitative and quantitative results in the context of a particular application analysis and mapping framework, but the observations and conclusions are generally applicable to any run-time environment for network processors.

References

[1]

Baker, Z., and Prasanna, V. K. A methodology for synthesis of efficient intrusion detection systems on FPGAs. In Proc. of the IEEEConference on Field Programmable Custom Computing Machines(Napa, CA, Apr. 2004).

Digital Library

[2]

Elson, J., and Cerpa, A. Internet content adaptation protocol (ICAP). RFC3507, Network Working Group, Apr. 2003.

Digital Library

[3]

EZchip Technologies Ltd. NP-110-Gigabit 7-Layer Network Processor. Yokneam, Israel, 2002. http://www.ezchip.com/html/pr_np-1.html.

[4]

Gavrilovska, A., Schwan, K., Nordstrom, O., and Seifu, H. Network processors as building blocks in overlay networks. In Proc. of Hot Interconnects(Stanford, CA, Aug. 2003), ACM, pp. 83--88.

[5]

Goglin, S. D., Hooper, D., Kumar, A., and Yavatkar, R. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal 7, 4 (Nov. 2004), 64--76.

[6]

IBM Corporation. IBMPower Network Processors, 2000. http://www.chips.ibm.com/products/wired/communications/network_processors.html.

[7]

Intel Corporation. Intel Second Generation Network Processor, 2002. http://www.intel.com/design/network/products/npfamily/ixp2400.htm.

[8]

Kohler, E., Morris, R., Chen, B., Jannotti, J., and Kaashoek, M. F. The Clickmodular router. ACMTransactions on Computer Systems 18, 3 (Aug. 2000), 263--297.

Digital Library

[9]

Kokku, R., Riché, T., Kunze, A., Mudigonda, J., Jason, J., and Vin, H. A case for run-time adaptation in packet processing systems. In Proc. of the 2nd Workshop on Hot Topics in Networks (HOTNETS-II)(Cambridge, MA, Nov. 2003).

[10]

Lucent Technologies Inc. PayloadPlusTM Fast Pattern Processor, Apr. 2000. http://www.agere.com/support/non-nda/docs/FPPProductBrief.pdf.

[11]

Malloy, B. A., Lloyd, E. L., and Souffa, M. L. Scheduling DAG's for asynchronous multiprocessor execution. IEEE Transactions on Parallel and Distributed Systems 5, 5 (May 1994), 498--508.

Digital Library

[12]

Memik, G., and Mangione-Smith, W. H. NEPAL: A framework for efficiently structuring applications for network processors. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9)(Anaheim, CA, Feb. 2003).

[13]

Motwani, R., and Raghavan, P. Randomized Algorithms. Cambridge University Press, New York, NY, 1995.

Digital Library

[14]

Plishker, W., Ravindran, K., Shah, N., and Keutzer, K. Automated task allocation for network processors. In Proc. of Network System Design Conference(Oct. 2004), pp. 235--245.

[15]

Ramaswamy, R., Weng, N., and Wolf, T. Application analysis and resource mapping for heterogeneous network processor architectures. In Proc. of Third Workshop on Network Processors and Applications (NP-3) in conjunction with Tenth International Symposium on High Performance Computer Architecture (HPCA-10)(Madrid, Spain, Feb. 2004), pp. 103--119.

[16]

Ramaswamy, R., Weng, N., and Wolf, T. Analysis of network processing workloads. In Proc. of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)(Austin, TX, Mar. 2005), pp. 226--235.

Digital Library

[17]

Shah, N., Plishker, W., and Keutzer, K. NP-Click: A programming model for the intel IXP1200. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9)(Anaheim, CA, Feb. 2003), pp. 100--111.

[18]

Taylor, D. E., Turner, J. S., Lockwood, J. W., and Horta, E. L. Dynamic hardware plugins: Exploiting reconfigurable hardware for high-performance programmable routers. Computer Networks 38, 3 (Feb. 2002), 295--310.

Digital Library

[19]

Teja Technologies. TejaNP Datasheet, 2003. http://www.teja.com.

[20]

Weng, N., and Wolf, T. Profiling and mapping of parallel workloads on network processors. In Proc. of The 20th Annual ACM Symposium on Applied Computing (SAC)(Santa Fe, NM, Mar. 2005), pp. 890--896.

Digital Library

[21]

Wolf, T., and Franklin, M. A. CommBench - a telecommunications benchmark for network processors. In Proc. of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)(Austin, TX, Apr. 2000), pp. 154--162.

Digital Library

Cited By

Radojkovic PCarpenter PMoreto MCakarevic VVerdu JPajuelo ACazorla FNemirovsky MValero M(2016)Thread Assignment in Multicore/Multithreaded Processors: A Statistical ApproachIEEE Transactions on Computers10.1109/TC.2015.241753365:1(256-269)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TC.2015.2417533
(2015)A resource utilization based instruction fetch policy for SMT processorsMicroprocessors & Microsystems10.1016/j.micpro.2014.10.00139:1(1-10)Online publication date: 1-Feb-2015
https://dl.acm.org/doi/10.1016/j.micpro.2014.10.001
Radojkovic PCakarevic VVerdu JPajuelo ACazorla FNemirovsky MValero M(2013)Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded ProcessorsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2012.31124:12(2513-2525)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1109/TPDS.2012.311
Show More Cited By

Index Terms

Design considerations for network processor operating systems
1. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Process management

Recommendations

An operating system architecture for network processors
ANCS '05: Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems

Network devices have become significantly more complex in recent years, with the most sophisticated current devices incorporating one or more general-purpose CPUs as part of their hardware. The need for such processing capability is motivated by the ...
C Compiler Design for an Industrial Network Processor
OM '01: Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems

One important problem in code generation for embedded processors is the design of efficient compilers for ASIPs with application specific architectures. This paper outlines the design of a C compiler for an industrial ASIP for telecom applications. The ...
C Compiler Design for an Industrial Network Processor

One important problem in code generation for embedded processors is the design of efficient compilers for ASIPs with application specific architectures. This paper outlines the design of a C compiler for an industrial ASIP for telecom applications. The ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ANCS '05: Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems

October 2005

230 pages

ISBN:1595930825

DOI:10.1145/1095890

General Chair:
Alan Berenbaum
SMSC
,
Program Chairs:
Kai Li
Princeton University, Princeton, NJ
,
Jonathan Turner
Washington University in St. Louis

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 October 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ANCS05

Sponsor:

ANCS05: Symposium on Architecture for Networking and Communications Systems 2005

October 26 - 28, 2005

NJ, Princeton, USA

Acceptance Rates

Overall Acceptance Rate 88 of 314 submissions, 28%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

20
Total Citations
View Citations
642
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 27 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Radojkovic PCarpenter PMoreto MCakarevic VVerdu JPajuelo ACazorla FNemirovsky MValero M(2016)Thread Assignment in Multicore/Multithreaded Processors: A Statistical ApproachIEEE Transactions on Computers10.1109/TC.2015.241753365:1(256-269)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TC.2015.2417533
(2015)A resource utilization based instruction fetch policy for SMT processorsMicroprocessors & Microsystems10.1016/j.micpro.2014.10.00139:1(1-10)Online publication date: 1-Feb-2015
https://dl.acm.org/doi/10.1016/j.micpro.2014.10.001
Radojkovic PCakarevic VVerdu JPajuelo ACazorla FNemirovsky MValero M(2013)Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded ProcessorsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2012.31124:12(2513-2525)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1109/TPDS.2012.311
Radojković PČakarević VMoretó MVerdú JPajuelo ACazorla FNemirovsky MValero M(2012)Optimal task assignment in multithreaded processorsACM SIGPLAN Notices10.1145/2248487.215100247:4(235-248)Online publication date: 3-Mar-2012
https://dl.acm.org/doi/10.1145/2248487.2151002
Radojković PČakarević VMoretó MVerdú JPajuelo ACazorla FNemirovsky MValero M(2012)Optimal task assignment in multithreaded processorsACM SIGARCH Computer Architecture News10.1145/2189750.215100240:1(235-248)Online publication date: 3-Mar-2012
https://dl.acm.org/doi/10.1145/2189750.2151002
Radojković PČakarević VMoretó MVerdú JPajuelo ACazorla FNemirovsky MValero MHarris TScott M(2012)Optimal task assignment in multithreaded processorsProceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems10.1145/2150976.2151002(235-248)Online publication date: 3-Mar-2012
https://dl.acm.org/doi/10.1145/2150976.2151002
Radojković PČakarević VVerdú JPajuelo ACazorla FNemirovsky MValero M(2010)Thread to strand binding of parallel network applications in massive multi-threaded systemsACM SIGPLAN Notices10.1145/1837853.169348045:5(191-202)Online publication date: 9-Jan-2010
https://dl.acm.org/doi/10.1145/1837853.1693480
Radojković PČakarević VVerdú JPajuelo ACazorla FNemirovsky MValero MGovindarajan RPadua DHall M(2010)Thread to strand binding of parallel network applications in massive multi-threaded systemsProceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming10.1145/1693453.1693480(191-202)Online publication date: 9-Jan-2010
https://dl.acm.org/doi/10.1145/1693453.1693480
Weng NWolf T(2009)Analytic modeling of network processors for parallel workload mappingACM Transactions on Embedded Computing Systems10.1145/1509288.15092908:3(1-29)Online publication date: 22-Apr-2009
https://dl.acm.org/doi/10.1145/1509288.1509290
Soewito BWeng N(2009)Concurrent workload mapping for multicore security systemsConcurrency and Computation: Practice and Experience10.1002/cpe.142321:10(1281-1306)Online publication date: 16-Apr-2009
https://doi.org/10.1002/cpe.1423
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten