skip to main content
10.1145/1095890.1095918acmconferencesArticle/Chapter ViewAbstractPublication PagesancsConference Proceedingsconference-collections
Article

High-throughput linked-pattern matching for intrusion detection systems

Published: 26 October 2005 Publication History

Abstract

This paper presents a hardware architecture for highly efficient intrusion detection systems. In addition, a software tool for automatically generating the hardware is presented.Intrusion detection for network security is a compute-intensive application demanding high system performance. By moving both the string matching and the linking of multi-part rules to hardware, our architecture leaves the host system free for higher-level analysis. The tool automates the creation of efficient Field Programmable Gate Array architectures (FPGA). The generated hardware allows an FPGA-based system to perform deep-packet inspection of streams at up to 10 Gb/s line rates at a high level of area efficiency. Going beyond previous basic string-matching implementations that offer only single-string matching, the architecture provides support for rules requiring complex, linked (correlated-content) constructions. This allows most Snort content-linking extensions including `distance' and `within' bounding restrictions.

References

[1]
Zone labs internet security products. http://www.zonelabs.com.
[2]
Altera, Inc. http://www.altera.com.
[3]
Z. K. Baker and V. K. Prasanna. A Methodology for the Synthesis of Efficient Intrusion Detection Systems on FPGAs. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
[4]
Z. K. Baker and V. K. Prasanna. Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs. In Proceedings of the 14th Annual International Converence on Field-Programmable Logic and Applications (FPL '04), 2004.
[5]
Z. K. Baker and V. K. Prasanna. Time and Area Efficient Pattern Matching on FPGAs. In The Twelfth Annual ACM International Symposium on Field-Programmable Gate Arrays (FPGA '04), 2004.
[6]
Y. Cho and W. H. Mangione-Smith. Deep Packet Filter with Dedicated Logic and Read Only Memories. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
[7]
Y.H. Cho, S. Navab, and W.H. Mangione-Smith. Specialized Hardware for Deep Network Packet Filtering. In Proceedings of the Tenth ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '02), 2002.
[8]
C. R. Clark and D. E. Schimmel. Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns. In Proceedings of the Eleventh ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03), 2003.
[9]
C. R. Clark and D. E. Schimmel. Scalable Parallel Pattern Matching on High Speed Networks. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
[10]
D.E. Denning. An intrusion detection model. IEEE Transactions on Software Engineering, 13(2):222--232, Feb 1987.
[11]
S. Dharmapurikar, P. Krishnamurthy, T. Sproull, and J. Lockwood. Implementation of a Deep Packet Inspection Circuit using Parallel Bloom Filters in Reconfigurable Hardware. In Proceedings of the Eleventh Annual IEEE Symposium on High Performance Interconnects (HOTi03), 2003.
[12]
M. Gokhale, D. Dubois, A. Dubois, M. Boorman, S. Poole, and V. Hogsett. Granidt: Towards Gigabit Rate Network Intrusion Detection. In Proceedings of the Eleventh Annual ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03), 2002.
[13]
Hogwash Intrusion Detection System, 2004. http://hogwash.sourceforge.net/.
[14]
B. L. Hutchings, R. Franklin, and D. Carver. Assisting Network Intrusion Detection with Reconfigurable Hardware. In Proceedings of the Tenth Annual Field-Programmable Custom Computing Machines (FCCM '02), 2002.
[15]
K. Ilgun, R.A. Kemmerer, and P.A. Porras. Transition Analysis: A Rule-Based Intrusion Detection System. IEEE Transactions on Software Engineering, 21(3):181--199, March 1995.
[16]
P. James-Roxby, G. Brebner, and D. Bemmann. Time-Critical Software Deceleration in an FCCM. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
[17]
G. Karypis, R. Aggarwal, K. Schloegel, V. Kumar, and S. Shekhar. METIS Family of Multilevel Partitioning Algorithms, 2004. http://www-users.cs.umn.edu/~karypis/metis/.
[18]
D. Moore, V. Paxson, S. Savage, C. Shannon, S. Staniford, and N. Weaver. Inside the Slammer Worm. IEEE Security & Privacy Magazine, 1(4), July-Aug 2003.
[19]
D. Moore, C. Shannon, G.M. Voelker, and S. Savage. Internet Quarantine: Requirements for Containing Self-propagating Code. Twenty-Second Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM 2003), April 2003.
[20]
J. Moscola, J. Lockwood, R. P. Loui, and M. Pachos. Implementation of a Content-Scanning Module for an Internet Firewall. In Proceedings of the Eleventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '03), 2003.
[21]
M. Qin and K. Hwang. Frequent Episode Rules for Internet Anomaly Detection. In Proceedings of the IEEE International Symposium on Network Computing and Applications (IEEE NCA'04), 2004.
[22]
R. Sidhu, A. Mei, and V. K. Prasanna. String Matching on Multicontext FPGAs using Self-Reconfiguration. In Proceedings of the Seventh Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '99), 1999.
[23]
R. Sidhu and V. K. Prasanna. Fast Regular Expression Matching using FPGAs. In Proceedings of the Ninth Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '01), 2001.
[24]
Sourcefire. Snort: The Open Source Network Intrusion Detection System. http://www.snort.org, 2003.
[25]
I. Sourdis and D. Pnevmatikatos. Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System. In Proceedings of the Eleventh Annual ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03), 2003.
[26]
I. Sourdis and D. Pnevmatikatos. A Methodology for the Synthesis of Efficient Intrusion Detection Systems on FPGAs. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
[27]
P. Suaris, L. Liu, Y. Ding, and N. Chou. Incremental Physical Resynthesis for Timing Optimization. In The Twelfth Annual ACM International Symposium on Field-Programmable Gate Arrays (FPGA '04), 2004.
[28]
Agilent Technologies. Mixed Packet Size Throughput. http://advanced.comms.agilent.com/n2x/docs/insight/2001-08/TestingTips/1MxdPktSzThroughput.pdf, 2005.
[29]
The Xilinx Corporation. ML-300 Development Board. http://www.xilinx.com/ml300, 2004.
[30]
The Xilinx Corporation. Virtex II Pro Series FPGA Devices. http://www.xilinx.com/xlnx/xil_prodcat_landingpage.jsp?title=Virtex-II+Pro+FPGAs, 2004.
[31]
Xilinx, Inc. http://www.xilinx.com.
[32]
F. Yu, R.H. Katz, and T.V. Lakshman. Gigabit Rate Packet Pattern-Matching Using TCAM. In Proceedings of the Twelfth IEEE International Conference on Network Protocols (ICNP), 2004.

Cited By

View all
  • (2023)Analysis of TLS Prefiltering for IDS AccelerationPassive and Active Measurement10.1007/978-3-031-28486-1_5(85-109)Online publication date: 21-Mar-2023
  • (2021)SmartWatchProceedings of the 17th International Conference on emerging Networking EXperiments and Technologies10.1145/3485983.3494861(60-75)Online publication date: 2-Dec-2021
  • (2021)GenSeq+: A Scalable High-Performance Accelerator for Genome SequencingIEEE/ACM Transactions on Computational Biology and Bioinformatics10.1109/TCBB.2019.294705918:4(1512-1523)Online publication date: 1-Jul-2021
  • Show More Cited By

Index Terms

  1. High-throughput linked-pattern matching for intrusion detection systems

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      ANCS '05: Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems
      October 2005
      230 pages
      ISBN:1595930825
      DOI:10.1145/1095890
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 26 October 2005

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. network intrusion detection
      2. string matching

      Qualifiers

      • Article

      Conference

      ANCS05

      Acceptance Rates

      Overall Acceptance Rate 88 of 314 submissions, 28%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)4
      • Downloads (Last 6 weeks)1
      Reflects downloads up to 08 Mar 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2023)Analysis of TLS Prefiltering for IDS AccelerationPassive and Active Measurement10.1007/978-3-031-28486-1_5(85-109)Online publication date: 21-Mar-2023
      • (2021)SmartWatchProceedings of the 17th International Conference on emerging Networking EXperiments and Technologies10.1145/3485983.3494861(60-75)Online publication date: 2-Dec-2021
      • (2021)GenSeq+: A Scalable High-Performance Accelerator for Genome SequencingIEEE/ACM Transactions on Computational Biology and Bioinformatics10.1109/TCBB.2019.294705918:4(1512-1523)Online publication date: 1-Jul-2021
      • (2020)Achieving 100Gbps intrusion prevention on a single serverProceedings of the 14th USENIX Conference on Operating Systems Design and Implementation10.5555/3488766.3488827(1083-1100)Online publication date: 4-Nov-2020
      • (2019)Field Programmable Gate Array Applications—A Scientometric ReviewComputation10.3390/computation70400637:4(63)Online publication date: 11-Nov-2019
      • (2019)Efficient pattern matching algorithm for security and Binary Search Tree (BST) based memory system in Wireless Intrusion Detection System (WIDS)Computer Communications10.1016/j.comcom.2019.11.035Online publication date: Nov-2019
      • (2018)FPGA Implementation of Pattern Matching for Industrial Control Systems2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW.2018.00040(210-213)Online publication date: May-2018
      • (2016)SCADIS: A Scalable Accelerator for Data-Intensive String Set Matching on FPGAs2016 IEEE Trustcom/BigDataSE/ISPA10.1109/TrustCom.2016.0193(1190-1197)Online publication date: Aug-2016
      • (2014)mDFAWireless Personal Communications: An International Journal10.1007/s11277-014-2047-x78:4(1833-1847)Online publication date: 1-Oct-2014
      • (2013)Scalable high-performance parallel design for network intrusion detection systems on many-core processorsProceedings of the ninth ACM/IEEE symposium on Architectures for networking and communications systems10.5555/2537857.2537883(137-146)Online publication date: 21-Oct-2013
      • Show More Cited By

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media