skip to main content
article

SH-X: an embedded processor core for consumer appliances

Published: 29 September 2004 Publication History

Abstract

A SuperH™ embedded processor core SH-X implemented in a 130-nm CMOS process running at 400 MHz achieved 720 MIPS and 2.8 GFLOPS at a power of 250 mW under worst-case conditions. It has a dual-issue seven-stage pipeline architecture, but reaches the 1.8 MIPS/MHz of the previous five-stage processor. The on-chip memory configuration is tuned for digital consumer appliances. A new resume-standby mode enables a standby current of less than 100, μA and a 3-ms recovery time. The processor meets the requirements of a wide range of applications, and is suitable for digital appliances aimed at the consumer market, such as cellular phones, digital still/video cameras, and car navigation systems.

References

[1]
T. Yamada et al., "A 133MHz 170mW 10μA Standby Application Processor for 3G Cellular Phones," ISSCC Dig. Tech. Papers, pp. 370--371, 474, Feb. 2002.
[2]
T. Yamada et al., "A Low-Power Embedded RISC Microprocessor with an Integrated DSP for Mobile Applications," IEICE Transactions, Vol. E85-C No. 2, pp. 253--262, Feb. 2002.
[3]
T. Tsunoda et al., "Application Processor for 3G Cellular Phones," COOL Chips V Proceedings, Vol. I, pp. 102--111, April 2002.
[4]
K. Kutaragi et al., "A Microprocessor with a 128b CPU, 10 Floating-Point MACs, 4 Floating-Point Dividers, and an MPEG2 Decoder," ISSCC Dig. Tech. Papers, pp. 256--257, Feb. 1999.
[5]
R. Rogenmoser et al., "A Dual-Issue Floating-Point Coprocessor with SIMD Architecture and Fast 3D Functions," ISSCC Dig. Tech. Papers, pp. 414--415, Feb. 2002.
[6]
F. Arakawa et al., "SH4 RISC Multimedia Microprocessor" HOT Chips IX Symposium Record, pp. 165--176, Aug. 1997.
[7]
O. Nishii et al., "A 200MHz 1.2W 1.4GFLOPS microprocessor with graphic operation unit," ISSCC Dig. Tech. Papers, Feb. 1998, pp. 288--289, 447.
[8]
F. Arakawa et al., "SH4 RISC Multimedia Microprocessor" IEEE Micro, Vol. 18, No. 2, March/April 1998, pp. 26--34.
[9]
F. Arakawa et al., "An Embedded Processor Core for Consumer Appliances with 2.8GFLOPS and 36M Polygons/s FPU," ISSCC Dig. Tech. Papers, pp. 334--335, 531, Feb. 2004.
[10]
T. Kamei et al., "A Resume-Standby Application Processor for 3G Cellular Phones," ISSCC Dig. Tech. Papers, pp. 336--337, 531, Feb. 2004.
[11]
S. Yoshioka and T. Hattori, "SH-X 4500MIPS/W 2 2-Way Superscalar CPU Core and its SoC Products," Microprocessor Forum 2003 Conference Program, Session 4: Low-Power Processors, San Jose, USA, Oct. 2003.
[12]
Y. Kanno et al., "μI/O Architecture for 0.13 μm Wide-Voltage-Range System-on-a-Package (SOP) Designs," Dig. Symp. VLSI Circuits, pp. 168--169, 2002.
[13]
M. Yamaoka et al., "A 300MHz 25 μA/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone Application Processor" ISSCC Dig. Tech. Papers, pp. 494--495, 542, Feb. 2004.

Cited By

View all
  • (2012)Processor CoresHeterogeneous Multicore Processor Technologies for Embedded Systems10.1007/978-1-4614-0284-8_3(19-122)Online publication date: 16-Mar-2012
  • (2012)BackgroundHeterogeneous Multicore Processor Technologies for Embedded Systems10.1007/978-1-4614-0284-8_1(1-9)Online publication date: 16-Mar-2012
  • (2012)Low Power Multicore Processors for Embedded SystemsEmbedded Systems10.1002/9781118468654.ch1(1-60)Online publication date: 6-Nov-2012
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News  Volume 33, Issue 3
Special issue: MEDEA 2004 workshop
June 2005
74 pages
ISSN:0163-5964
DOI:10.1145/1101868
Issue’s Table of Contents
  • cover image ACM Conferences
    MEDEA '04: Proceedings of the 2004 workshop on MEmory performance: DEaling with Applications , systems and architecture
    September 2004
    62 pages
    ISBN:9781450378192
    DOI:10.1145/1152922

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 September 2004
Published in SIGARCH Volume 33, Issue 3

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 17 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2012)Processor CoresHeterogeneous Multicore Processor Technologies for Embedded Systems10.1007/978-1-4614-0284-8_3(19-122)Online publication date: 16-Mar-2012
  • (2012)BackgroundHeterogeneous Multicore Processor Technologies for Embedded Systems10.1007/978-1-4614-0284-8_1(1-9)Online publication date: 16-Mar-2012
  • (2012)Low Power Multicore Processors for Embedded SystemsEmbedded Systems10.1002/9781118468654.ch1(1-60)Online publication date: 6-Nov-2012
  • (2008)Multicore SoC for embedded systems2008 International SoC Design Conference10.1109/SOCDC.2008.4815602(I-180-I-183)Online publication date: Nov-2008

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media