Cited By
View all- Huang YChen LCui ZRuan YBao YChen MSun N(2014)HMTTACM Transactions on Architecture and Code Optimization10.1145/257966811:1(1-25)Online publication date: 1-Feb-2014
- Barzegar ASaboori EAbdi S(2014)DRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems2014 25nd IEEE International Symposium on Rapid System Prototyping10.1109/RSP.2014.6966897(86-92)Online publication date: Oct-2014
- Wang TWang QLiu DLiao MWang KCao LZhao LIyer RIllikkal RWang LDu J(2009)Hardware/Software Co-Simulation for Last Level Cache ExplorationProceedings of the 2009 IEEE International Conference on Networking, Architecture, and Storage10.1109/NAS.2009.66(371-378)Online publication date: 9-Jul-2009
- Show More Cited By