skip to main content
10.1145/1119772.1119777acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Memory access pattern analysis and stream cache design for multimedia applications

Published: 21 January 2003 Publication History

Abstract

Memory system is a major performance and power bottleneck in embedded systems especially for multimedia applications. Most multimedia applications access stream type of data structures with regular access patterns. It is observed that conventional caches behave poorly for stream-type data structure. Therefore, prediction-based prefetching techniques have been extensively researched to exploit the regular access patterns. Prefetching, however, may pollute the cache if the prediction is not accurate and needs extra hardware prediction logic. To overcome these problems, we propose a novel hardware prefetching technique that is assisted by static analysis of data access pattern with stream caches. With the proposed stream cache architecture, we could achieve significant performance improvement compared with the conventional cache architecture.

References

[1]
P. Baglietto, M. Maresca and M. Migliardi, "Image processing on high-performance RISC systems," Proc. of the IEEE, vol 84, no.7, 1996.
[2]
J. L. Baer and T. F. Chen, "An effective on-chip preloading scheme to reduce data access penalty," Proc. of the Conference on Supercomputing, 1991.
[3]
T. F, Chen and J. L. Baer, "Effective hardware-based data prefetching for high-performance processors," IEEE Trans. on Computers. VOL 44, No. 5, May 1995.
[4]
T. F. Chen and J. L. Baer, "A performance study of software and hardware prefetching schemes," Proc. of the 21st Annual International Symposium on Computer Architecture, pp. 223--232, 1994.
[5]
P. Grun, N. Dutt, and A. Nicolau. "APEX: access pattern based memory architecture exploration," in ISSS, 2001.
[6]
S. Rubin, R. Bodik, and T. Chilimbi. "An efficient profile-analysis framework for data-layout optimizations," in POPL 2002.
[7]
N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in ISCA 1990.
[8]
S. Palacharla and R. E. Kessler, "Evaluating stream buffers as a secondary cache replacement," in ISCA 1994.
[9]
S. Przybylski, "Sorting out the new DRAMs," in Hot Chips Tutorial, Stanford, CA, 1997.
[10]
F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, Custom Memory Management Methodology, Kluwer, 1998.
[11]
C. Zhang and S. A. McKee, "Hardware-only stream prefetching and dynamic access ordering," in ICS 2000.
[12]
ARM Ltd., Linker and Utilities Guide, ARM Developer Suite Release 1.2, 2001.

Cited By

View all
  • (2023)Mira: A Program-Behavior-Guided Far Memory SystemProceedings of the 29th Symposium on Operating Systems Principles10.1145/3600006.3613157(692-708)Online publication date: 23-Oct-2023
  • (2021)Combining Static and Dynamic Analysis to Query Characteristics of HPC Applications2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW52791.2021.00071(420-429)Online publication date: Jun-2021
  • (2018)Towards Effective Generation of Synthetic Memory References Via Markovian Models2018 IEEE 42nd Annual Computer Software and Applications Conference (COMPSAC)10.1109/COMPSAC.2018.10229(199-203)Online publication date: Jul-2018
  • Show More Cited By
  1. Memory access pattern analysis and stream cache design for multimedia applications

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference
    January 2003
    865 pages
    ISBN:0780376609
    DOI:10.1145/1119772
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 21 January 2003

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Acceptance Rates

    Overall Acceptance Rate 466 of 1,454 submissions, 32%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)10
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 20 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Mira: A Program-Behavior-Guided Far Memory SystemProceedings of the 29th Symposium on Operating Systems Principles10.1145/3600006.3613157(692-708)Online publication date: 23-Oct-2023
    • (2021)Combining Static and Dynamic Analysis to Query Characteristics of HPC Applications2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW52791.2021.00071(420-429)Online publication date: Jun-2021
    • (2018)Towards Effective Generation of Synthetic Memory References Via Markovian Models2018 IEEE 42nd Annual Computer Software and Applications Conference (COMPSAC)10.1109/COMPSAC.2018.10229(199-203)Online publication date: Jul-2018
    • (2015)Selecting Points of Interest in Traces Using Patterns of EventsProceedings of the 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing10.1109/PDP.2015.30(70-77)Online publication date: 4-Mar-2015
    • (2014)Memory power optimization on different memory address mapping schemas2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications10.1109/RTCSA.2014.6910545(1-9)Online publication date: Aug-2014
    • (2013)Using memory profile analysis for automatic synthesis of pointers codeACM Transactions on Embedded Computing Systems10.1145/2442116.244211812:3(1-21)Online publication date: 8-Apr-2013
    • (2013)A Study of Cache Design in Stream ProcessorComputer Engineering and Technology10.1007/978-3-642-35898-2_5(38-48)Online publication date: 2013
    • (2012)A Predictor-Based Power-Saving Policy for DRAM MemoriesProceedings of the 2012 15th Euromicro Conference on Digital System Design10.1109/DSD.2012.11(882-889)Online publication date: 5-Sep-2012
    • (2011)A Processor-DMA-Based Memory Copy Hardware AcceleratorProceedings of the 2011 IEEE Sixth International Conference on Networking, Architecture, and Storage10.1109/NAS.2011.15(225-229)Online publication date: 28-Jul-2011
    • (2010)Automatic memory partitioningProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/1878961.1878989(155-162)Online publication date: 24-Oct-2010
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media