Cited By
View all- Goel ASakallah K(2019)Model Checking of Verilog RTL Using IC3 with Syntax-Guided AbstractionNASA Formal Methods10.1007/978-3-030-20652-9_11(166-185)Online publication date: 28-May-2019
- Liu LVasudevan S(2014)Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTLACM Transactions on Design Automation of Electronic Systems10.1145/267654920:1(1-33)Online publication date: 18-Nov-2014
- Chen YWang CLombardi FBhanja SMassoud YBahar R(2009)Enhancing SAT-based sequential depth computation by pruning search spaceProceedings of the 19th ACM Great Lakes symposium on VLSI10.1145/1531542.1531632(397-400)Online publication date: 10-May-2009
- Show More Cited By