Article

MAIA: a framework for networks on chip generation and verification

Authors:

Ney CalazansAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 49 - 52

https://doi.org/10.1145/1120725.1120741

Published: 18 January 2005 Publication History

Get Access

Abstract

The increasing complexity of SoCs makes networks on chip (NoC) a promising substitute for busses and dedicated wires interconnection schemes. However, new tools need to be developed to integrate NoC interconnection architectures and IP cores into SoCs. Such tools have to fulfill three main requirements: (i) automated NoC generation; (ii) automated production of NoC-IP core interfaces; (iii) seamless analysis of NoC traffic parameters. The objective of this paper is to present the MAIA framework, which includes functions to address all these requirements. NoCs generated by the MAIA framework have been used to successfully prototype SoCs in FPGAs.

References

[1]

Benini L. et al. Networks on chips: a new SoC paradigm. IEEE Computer, 35(1). 2002, pp. 70--78.

Digital Library

Google Scholar

[2]

Andriahantenaina, A. et al. SPIN: a Scalable, Packet Switched, On-Chip Micro-network. In. DATE'03. 2003, pp. 70--73.

Digital Library

Google Scholar

[3]

Glass, C. et al. The Turn Model for Adaptive Routing. Journal of the Association for Computing Machinery, v. 41(5). 1994, pp. 874--902.

Digital Library

Google Scholar

[4]

Moraes, F. et al. HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip. Integration VLSI Journal, 2004. Accepted for publication, in print.

Digital Library

Google Scholar

[5]

Whelihan, D. The NOCsim Simulator Users Guide. 2003. http://www.ece.cmu.edu/~djw2/NOCsim/NOCsim2.3.pdf.

Google Scholar

[6]

http://www.opnet.com

Google Scholar

[7]

Xu, J. et al. A Case Study in Networks-on-Chip Design for Embedded Video. In: DATE'04. 2004, pp. 770--775.

Digital Library

Google Scholar

[8]

Sun, Y-R. et al. Simulation and Evaluation for a Network on Chip Architecture Using Ns-2, In: 20th IEEE Norchip Conference. 2002.

Google Scholar

[9]

Kogel, T. et al. A Modular Simulation Framework for Architectural Exploration of On-Chip Interconnection Networks. In: CODES/ISSS. 2003, pp. 7-- 12.

Digital Library

Google Scholar

[10]

Chan, J. et al. NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture. In: VLSI'04. 2004, pp 717--720.

Digital Library

Google Scholar

[11]

Coppola, M. et al. OCCN: A Network-On-Chip Modeling and Simulation-Framework. In: DATE'04. 2004, pp. 174--179.

Digital Library

Google Scholar

[12]

Pestana, S. et al. Cost-Performance Trade-offs in Networks on Chip:A Simulation-Based Approach. In: DATE'04. 2004, pp. 764--769.

Digital Library

Google Scholar

[13]

Venkatraman, V. et al. NoCIC: A Spice-based Interconnect Planning Tool Emphasizing Aggressive On-Chip Interconnect Circuit Methods. In: SLIP'04 2004, pp.69-- 75.

Digital Library

Google Scholar

[14]

OCP-IP. Open Core Protocol Specification - Version 2.0. Available at: http://www.ocpip.org/.

Google Scholar

Cited By

View all

Khamis MEl-Ashry SAbdElsalam MEl-Kharashi MShalaby A(2022)Emulation and verification framework for MPSoC based on NoC and RISC-VDesign Automation for Embedded Systems10.1007/s10617-022-09265-126:3-4(133-159)Online publication date: 14-Sep-2022
https://doi.org/10.1007/s10617-022-09265-1
Aghaei BReshadi MMasdari MSajadi SHosseinzadeh MDarwesh A(2019)Network adapter architectures in network on chip: comprehensive literature reviewCluster Computing10.1007/s10586-019-02924-2Online publication date: 15-Mar-2019
https://doi.org/10.1007/s10586-019-02924-2
Aghaei BKhademzadeh AReshadi MBadie K(2017)Link TestingJournal of Electronic Testing: Theory and Applications10.1007/s10836-017-5646-033:2(209-225)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1007/s10836-017-5646-0
Show More Cited By

Recommendations

PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness

The authors address the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from the multiple-bus structure by dividing buses into groups and reducing bus connections. Their ...
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Flattened Butterfly Topology for On-Chip Networks

With the trend towards increasing number of cores in a multicore processors, the on-chip network that connects the cores needs to scale efficiently. In this work, we propose the use of high-radix networks in on-chip networks and describe how the ...

Comments

Information & Contributors

Information

Published In

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

29
Total Citations
View Citations
497
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Khamis MEl-Ashry SAbdElsalam MEl-Kharashi MShalaby A(2022)Emulation and verification framework for MPSoC based on NoC and RISC-VDesign Automation for Embedded Systems10.1007/s10617-022-09265-126:3-4(133-159)Online publication date: 14-Sep-2022
https://doi.org/10.1007/s10617-022-09265-1
Aghaei BReshadi MMasdari MSajadi SHosseinzadeh MDarwesh A(2019)Network adapter architectures in network on chip: comprehensive literature reviewCluster Computing10.1007/s10586-019-02924-2Online publication date: 15-Mar-2019
https://doi.org/10.1007/s10586-019-02924-2
Aghaei BKhademzadeh AReshadi MBadie K(2017)Link TestingJournal of Electronic Testing: Theory and Applications10.1007/s10836-017-5646-033:2(209-225)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1007/s10836-017-5646-0
Gogte VLee DParikh RBertacco VEbrahimi MLocatelli R(2015)NoCVisionProceedings of the 8th International Workshop on Network on Chip Architectures10.1145/2835512.2835518(21-26)Online publication date: 5-Dec-2015
https://dl.acm.org/doi/10.1145/2835512.2835518
Ogras UMarculescu ROgras UMarculescu R(2013)Literature SurveyModeling, Analysis and Optimization of Network-on-Chip Communication Architectures10.1007/978-94-007-3958-1_2(9-32)Online publication date: 13-Mar-2013
https://doi.org/10.1007/978-94-007-3958-1_2
(2012)BibliographyAutonomic Networking-on-Chip10.1201/b11421-10(215-242)Online publication date: 4-Jan-2012
https://doi.org/10.1201/b11421-10
Heck GGuazzelli RMoraes FCalazans NSoares R(2012)HardNoC: A platform to validate networks on chip through FPGA prototyping2012 VIII Southern Conference on Programmable Logic10.1109/SPL.2012.6211781(1-6)Online publication date: Mar-2012
https://doi.org/10.1109/SPL.2012.6211781
Marcon CCalazans NMoreno EMoraes FHessel FSusin A(2011)CAFESJournal of Parallel and Distributed Computing10.1016/j.jpdc.2010.10.00271:5(714-728)Online publication date: 1-May-2011
https://dl.acm.org/doi/10.1016/j.jpdc.2010.10.002
Kornaros G(2010)NCXplore: a design space exploration framework of temporal encoding for on-chip serial interconnectsInternational Journal of High Performance Systems Architecture10.1504/IJHPSA.2010.0345392:3/4(177-186)Online publication date: 1-Aug-2010
https://dl.acm.org/doi/10.1504/IJHPSA.2010.034539
Sehgal VChauhan D(2010)State observer controller design for packets flow control in networks-on-chipThe Journal of Supercomputing10.1007/s11227-009-0322-554:3(298-329)Online publication date: 1-Dec-2010
https://dl.acm.org/doi/10.1007/s11227-009-0322-5
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Recommendations

PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness

A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

Flattened Butterfly Topology for On-Chip Networks

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations