Article

Efficient transient simulation for transistor-level analysis

Authors:

Chung-Kuan Cheng,

Ernest S. KuhAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 240 - 243

https://doi.org/10.1145/1120725.1120814

Published: 18 January 2005 Publication History

Abstract

In this paper, we introduce an efficient transistor level simulation tool with SPICE-accuracy for deep-submicron(DSM) VLSI circuits with strong coupling effects. The new approach uses multigrid for large networks of power/ground, clock and signal interconnect. Transistor devices are integrated using a novel two-stage Newton-Raphson method to dynamically model the linear network and nonlinear devices interface. Orders of magnitude speedup over Berkeley SPICE3 is observed for sets of DSM design circuits.

References

[1]

P. Feldmann, R. W. Freund, "Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm," DAC, pp. 376--80, 1995.

Digital Library

[2]

A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," ICCAD, 1997.

Digital Library

[3]

Z. Zhu, B. Yao, and C. K. Cheng, "Power Network Analysis Using an Adaptive Algebraic Multigrid Approach," DAC, pp. 105--108, 2003

Digital Library

[4]

J. N. Kozhaya, S. R. Nassif, F. N. Najm, "Multigrid-like Technique for Power Grid Analysis," ICCAD, pp. 480--487, 2001

Digital Library

[5]

L. Nagal, "Spice2: A Computer Program to Simulate Semiconductor Circuits," Tech. Rep. ERL M520, Electronics Research Laboratory Report. UC Berkeley, 1975

[6]

T. Chen and C. Chen, "Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods," DAC, pp.559--562, 2001.

Digital Library

[7]

E. Acar, F. Dartu and L. T. Pileggi, "TETA: Transistor level Waveform Evaluation for Timing Analysis," IEEE Trans. on Computer-Aided Design, Vol. 21, No. 5, May 2002

Digital Library

[8]

K. A. Sakallah and S. W. Director, "SAMSON2: An Event Driven VLSI Circuit Simulator," IEEE Trans. on Computer-Aided Design of ICs and Sytems, vol. 4(4), pp. 668--684, October 1985.

Digital Library

[9]

www.nassda.com/hsim.html

[10]

www.synopsys.com/products/etg/powermill_ds.html

[11]

www.synopsys.com/products/phy_syn/railmill_ds.html

[12]

www.synopsys.com/products/mixedsignal/nanosim

[13]

www.apachedesignsolutions.com/Products/redhawk.htm

[14]

www.cadence.com/products/custom_ic/ultrasim/

[15]

Z. Li, C. J. Shi, "SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects," ICCAD, pp.793--799, 2003

Digital Library

Cited By

Zhuang HWang XChen QChen PCheng C(2016)From Circuit Theory, Simulation to SPICE^{Diego<\/sup>: A Matrix Exponential Approach for Time-Domain Analysis of Large-Scale Circuits}IEEE Circuits and Systems Magazine10.1109/MCAS.2016.254994716:2(16-34)Online publication date: Oct-2017
https://doi.org/10.1109/MCAS.2016.2549947
Schneider EHolst SWen XWunderlich HChang Y(2014)Data-parallel simulation for fast and accurate timing validation of CMOS circuitsProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691369(17-23)Online publication date: 3-Nov-2014
https://dl.acm.org/doi/10.5555/2691365.2691369
Schneider EHolst SWen XWunderlich H(2014)Data-parallel simulation for fast and accurate timing validation of CMOS circuits2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2014.7001324(17-23)Online publication date: Nov-2014
https://doi.org/10.1109/ICCAD.2014.7001324
Show More Cited By

Recommendations

Simulation Studies of Tunnel Field Effect Transistor (TFET)
ICACC '12: Proceedings of the 2012 International Conference on Advances in Computing and Communications

TFET is proposed as an alternative to Metal Oxide Semiconductor Field Effect Transistor. In these devices, tunneling currents are no longer considered as unwanted parasitics. In this work, the device architecture and performance of both n-type and p-...
SOI Transistor Model for Fast Transient Simulation
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Progress in semiconductor process technology has made SOItransistors one of the most promising candidates for high performanceand low power designs. With smaller diffusion capacitances,SOI transistors switch significantly faster than theirtraditional ...
Scalability and process induced variation analysis of polarity controlled silicon nanowire transistor

In this paper, we present scalability and process induced variation analysis of polarity gate silicon nanowire field-effect transistor. 3D simulation results show that the PGFET offers significant reduction in short channel effects and variability due ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE SSCS Shanghai Chapter
IEEE Beijing Section
SIGDA: ACM Special Interest Group on Design Automation
Fudan University
IEEE CAS
Chinese Institute of Electronics
Shanghai IC Industry Association

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
203
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zhuang HWang XChen QChen PCheng C(2016)From Circuit Theory, Simulation to SPICE^{Diego<\/sup>: A Matrix Exponential Approach for Time-Domain Analysis of Large-Scale Circuits}IEEE Circuits and Systems Magazine10.1109/MCAS.2016.254994716:2(16-34)Online publication date: Oct-2017
https://doi.org/10.1109/MCAS.2016.2549947
Schneider EHolst SWen XWunderlich HChang Y(2014)Data-parallel simulation for fast and accurate timing validation of CMOS circuitsProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691369(17-23)Online publication date: 3-Nov-2014
https://dl.acm.org/doi/10.5555/2691365.2691369
Schneider EHolst SWen XWunderlich H(2014)Data-parallel simulation for fast and accurate timing validation of CMOS circuits2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2014.7001324(17-23)Online publication date: Nov-2014
https://doi.org/10.1109/ICCAD.2014.7001324
Cheng CChang YHu J(2011)Placement and beyond in honor of Ernest S. KuhProceedings of the 2011 international symposium on Physical design10.1145/1960397.1960402(5-8)Online publication date: 27-Mar-2011
https://dl.acm.org/doi/10.1145/1960397.1960402

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten