skip to main content
10.1145/1120725.1120816acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Block based statistical timing analysis with extended canonical timing model

Published: 18 January 2005 Publication History

Abstract

Block based statistical timing analysis (STA) tools often yield less accurate results when timing variables become correlated due to global source of variations and path reconvergence. To the best of our knowledge, no good solution is available handling both types of correlations simultaneously.In this paper, we present a novel statistical timing algorithm, AMECT (Asymptotic MAX/MIN approximation & Extended Canonical Timing model), that produces accurate timing estimation by handling both types of correlations simultaneously. An extended canonical timing model is developed to evaluate and decompose correlations between arbitrary timing variables. And an intelligent pruning method is designed enabling trade-off runtime with accuracy.Tested with ISCAS benchmark suites, AMECT shows both high accuracy and high performance compared with Monte Carlo simulation results: with distribution estimation error < 1.5% while with around 350X speed up on a circuit with 5355 gates.

References

[1]
J.-J. Liou, A. Krstic, L.-C. Wang, and K.-T. Cheng, "False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation," Design Automation Conference, 2002. Proceedings. 39th, pp. 566 -- 569, June 2002.
[2]
M. Orshansky, "Fast computation of circuit delay probability distribution for timing graphs with arbitary node correlation," TAU'04, Feb 2004.
[3]
M. Orshansky and K. Keutzer, "A general probabilistic framework for worst case timing analysis," Design Automation Conference, 2002. Proceedings. 39th, pp. 556 -- 561, June 2002.
[4]
A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, "Statistical delay computation considering spatial correlations," Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pp. 271 -- 276, Jan 2003.
[5]
A. Agarwal, V. Zolotov, and D. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 9, pp. 1243 -- 1260, Sept 2003.
[6]
C. Visweswariah, K. Ravindran, and K. Kalafala, "First-order parameterized block-based statistical timing analysis," TAU'04, Feb 2004.
[7]
A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," Computer Aided Design, 2003 International Conference on. ICCAD-2003, pp. 900--907, Nov 2003.
[8]
S. Bhardwaj, S. B. Vrudhula, and D. Blaauw, "τau: Timing analysis under uncertainty," ICCAD'03, pp. 615--620, Nov 2003.
[9]
A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," ICCAD'03, pp. 607--614, Nov 2003.
[10]
H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single pert-like traversal," ICCAD'03, pp. 621--625, Nov 2003.
[11]
S. Tsukiyama, M. Tanaka, and M. Fukui, "A statistical static timing analysis considering correlations between delays," Proceedings of the 2001 conference on Asia South Pacific design automation, Jan 2001.
[12]
C. Clark, "The greatest of a finite set of random variables," Operations Research, pp. 145--162, March 1961.

Cited By

View all
  • (2024)Performance (Timing) AnalysisFPGA EDA10.1007/978-981-99-7755-0_5(73-78)Online publication date: 1-Feb-2024
  • (2012)Timing analysis with nonseparable statistical and deterministic variationsProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228553(1061-1066)Online publication date: 3-Jun-2012
  • (2011)Methods of Parameter VariationsProcess Variations and Probabilistic Integrated Circuit Design10.1007/978-1-4419-6621-6_4(91-179)Online publication date: 8-Oct-2011
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference
January 2005
1495 pages
ISBN:0780387376
DOI:10.1145/1120725
  • General Chair:
  • Ting-Ao Tang
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ASPDAC05
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Performance (Timing) AnalysisFPGA EDA10.1007/978-981-99-7755-0_5(73-78)Online publication date: 1-Feb-2024
  • (2012)Timing analysis with nonseparable statistical and deterministic variationsProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228553(1061-1066)Online publication date: 3-Jun-2012
  • (2011)Methods of Parameter VariationsProcess Variations and Probabilistic Integrated Circuit Design10.1007/978-1-4419-6621-6_4(91-179)Online publication date: 8-Oct-2011
  • (2010)Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process VariationIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E93.A.2399E93-A:12(2399-2408)Online publication date: 2010
  • (2010)Accelerating statistical static Timing Analysis Using Graphics ProcessorsHardware Acceleration of EDA Algorithms10.1007/978-1-4419-0944-2_7(105-118)Online publication date: 18-Jan-2010
  • (2009)A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTAProceedings of the 2009 International Conference on Computer-Aided Design10.1145/1687399.1687461(321-327)Online publication date: 2-Nov-2009
  • (2008)Static timingProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356882(310-315)Online publication date: 21-Jan-2008
  • (2008)Incremental criticality and yield gradientsProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403652(1130-1135)Online publication date: 10-Mar-2008
  • (2008)Computation of Waveform Sensitivity Using Geometric Transforms for SSTA9th International Symposium on Quality Electronic Design (isqed 2008)10.1109/ISQED.2008.4479760(373-378)Online publication date: Mar-2008
  • (2008)Static timing: Back to our roots2008 Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2008.4483965(310-315)Online publication date: Jan-2008
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media