Jai-Ming Lin
ABSTRACT
In order to handle device matching for analog circuits, some pairs of modules need to be placed symmetrically with respect to a common axis. In this paper, we deal with the module placement with symmetry constraints for analog design using the Transitive Closure Graph-Sequence (TCG-S) representation. Since the geometric relationships of modules are transparent to TCG-S and its induced operations, TCG-S has better flexibility than previous works in dealing with symmetry constraints. We first propose the necessary and sufficient conditions of TCG-S for symmetry modules. Then, we propose a polynomial-time packing algorithm for a TCG-S with symmetry constraints. Experimental results show that the TCG-S based algorithm results in the best area utilization.
- Y.-C. Chang, et al, "B*-trees: A New Representation for Non-Slicing Floorplans," Proc. DAC, pp. 458--463, 2000. Google Scholar
Digital Library
- F. Balasa and K. Lampaert, "Symmetry Within the Sequence-Pair Representation in the Context of Placement for Analog Design," IEEE TCAD, vol. 19, no. 7, 721--731, July 2000. Google ScholarDigital Library
- F. Balasa, "Modeling Non-Slicing Floorplans with Binary Trees," ICCAD, 2000. Google ScholarDigital Library
- F. Balasa, et al, "Efficient solution space exploration based on segment trees in analog placement for analog placement with sysmetry constraints," ICCAD, pp. 497--502, 2002. Google ScholarDigital Library
- J. Cohn, et al, "KOAN/ANAGRAMII: New Tools for Device-Level Analog Layout," IEEE J. Solid-State Circuits, vol 26., PP. 330--342, Mar. 1991.Google ScholarCross Ref
- P.-N. Guo, et al, "An O-Tree Representation of Non-Slicing Floorplan and Its Applications," Proc. DAC, pp. 268--273, 1999. Google ScholarDigital Library
- D. W. Jepsen and C. D. Gellat Jr., "Macro Placement by Monte Carlo Annealing," Proc. ICCD, pp. 495--485, Nov. 1983.Google Scholar
- S. Kirkpatrick, et al, "Optimization by Simulated Annealing," Science, vol. 220, no. 4598, May 13, 1983, pp. 671--680.Google ScholarCross Ref
- K. Lampaert, et al, "A Performance-Driven Placement Tool for Analog Integrated Circuits," IEEE J. Solid-State Circuits, vol. 30, pp. 773--780, July 1995.Google ScholarCross Ref
- E. Lawler, Combinatorial Optimization: Networks and Matroids, Holt, Rinehart, and Winston, 1976.Google Scholar
- J.-M. Lin and Y.-W. Chang, "TCG-S: Orthogonal Coupling of P*-admissible Representations for General Floorplans," IEEE Trans. Computer-Aided Design, Vol. 24, No. 6, June 2004.Google ScholarDigital Library
- E. Malavasi, et al, "Automation of IC Layout with Analog Constraints," IEEE TCAD, vol. 15, pp. 923--942, Aug. 1996. Google ScholarDigital Library
- H. Murata, et al, "Rectangle-Packing Based Module Placement," Proc. ICCAD, pp. 472--479, 1995. Google ScholarDigital Library
- Y. Pang, et al, "Block Placement with Symmetry Constraints based on thee O-tree Non-Slicing Representation," Proc. DAC, pp. 464--467, 2000. Google ScholarDigital Library
Recommendations
Analog placement with symmetry and other placement constraints
ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided designIn order to handle device matching in analog circuits, some pairs of modules are required to be placed symmetrically. This paper addresses this device-level placement problem for analog circuits and our approach can handle symmetry constraint and other ...
Heterogeneous B*-trees for analog placement with symmetry and regularity considerations
ICCAD '11: Proceedings of the International Conference on Computer-Aided DesignSymmetry constraints and regular structures are two major considerations for expert analog layout designers. Symmetry constraints are specified to place matched modules symmetrically with respect to some common axes to reduce unwanted electrical ...
Slicing Floorplans with Handling Symmetry and General Placement Constraints
ISVLSI '14: Proceedings of the 2014 IEEE Computer Society Annual Symposium on VLSIFloorplan design is an essential step in physical design of VLSI circuits and its results directly determine the performance of the final packing. Existing floorplanners that use slicing floorplans are efficient in runtime and capable of getting a tight ...
Comments