Gong Qian
ABSTRACT
The paper describes a novel differential Voltage Controlled Oscillator circuit, which is used in the phase locked loop of a USB hub chip. The output clock signals can be altered from 36MHz to 96MHz by changing the value of control signals. The Voltage Controlled Oscillator architecture, module circuits of Voltage Controlled Oscillator design, simulation results, and chip layout are included. Experimental results using CSMC 0.6um process technology show that the anticipatory performance can be obtained and the Voltage Controlled Oscillator circuit consumes only 0.9 mW from a 5V power supply.
- Universal Serial Bus specification revision 1.1.Sep. 1998Google Scholar
- Universal Serial Bus specification revision 2.0.Mar.2000.Google Scholar
- F. M. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. 28, pp. 1849--1858, Nov. 1980.Google ScholarCross Ref
- B. Razavi, "A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol. 31, pp. 331--343, Mar. 1996.Google ScholarCross Ref
- S.-J. Lee, B. Kim, and K. Lee, "A fully integrated low-noise 1-GHz frequency synthesizer design for mobile communication application," IEEE J. Solid-State Circuits, vol. 32, pp. 760--765, May 1997.Google ScholarCross Ref
- Behzad Razavi, Design of Analog CMOS Integrated Circuits, 1st Google ScholarDigital Library
- David Johns and Ken Martin, Analog Integrated Circuit Design, 1stGoogle Scholar
- A novel differential VCO circuit design for USB Hub
Recommendations
A 180 GHz differential Colpitts VCO in 65 nm CMOS
A 180 GHz differential Colpitts VCO in 65 nm CMOS is presented. The choice and placement of the varactors are analyzed with the Y parameters looking into the oscillation loop. Based on this analysis, the varactors are placed close to the source terminal ...
A novel complementary Colpitts differential CMOS VCO with low phase noise performance
A low phase noise Ka-band CMOS voltage-controlled oscillator is proposed in this paper. A new complementary Colpitts structure was adopted in a 0.18-@mm CMOS process to achieve differential-ended outputs, low phase-noise performance, and low-power ...
Low Power XNOR based Single Ended VCO Circuit Design with Dynamic Threshold MOS
IC3-2021: Proceedings of the 2021 Thirteenth International Conference on Contemporary ComputingThis paper proposes a single-ended voltage-controlled oscillator (VCO) circuit design using XNOR gate as the basic delay element and dynamic threshold MOS (DTMOS) as the tuning element at the output node of the delay stage. The proposed PN-DTMOS ring ...
Comments