Ismail Kadayif
ABSTRACT
While lots of prior studies focused on performance and energy optimizations for caches, their interactions have received much less attention. This is unfortunate since in general the performance-oriented techniques influence energy behavior of the cache, and the energy-oriented techniques usually increase program execution cycles. The overall energy and performance behavior of caches in embedded systems when multiple techniques co-exist remains an open research problem. This paper studies this interaction and illustrates how performance and energy optimizations affect each other. We also point out several potential optimizations that could be based on this study.
- "Spec cpu2000 benchmark. http://www.spec.org/".Google Scholar
- D. C. Burger and T. M. Austin, "The SimpleScalar toolset, version 2.0," Tech. Rep. 1342, Dept. of Computer Science, UW, June 1997. Google ScholarDigital Library
- K. K. Chan, "Design of the HP PA 7200 cpu", Hewlett-packard J., vol. 47, no. 1, pp. 25--33.Google Scholar
- M. Kamble and K. Ghose, "Energy efficiency of VLSI caches: a comparative study," in Proceedings of the International Conference on VLSI Design, 1997. Google ScholarDigital Library
- S. Kaxiras, Z. Hu, and M. Martonosi, "Cache decay: exploiting general behavior to reduce cache leakage power," in Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 240--251, 2001. Google ScholarDigital Library
- L. Li, I. Kadayif, Y. F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam, "Leakage energy management in cache hierarchies," in the 11th International Conference on Parallel Architectures and Compilation Techniques, pp. 131--140, September 2002. Google ScholarDigital Library
- J. Montenaro et al., "160 mHz 32b 0.5w CMOS RISC Microprocessor," in Proceedings of the International Solid State Circuits Conference, 1996.Google Scholar
- P. Shivakumar and N. P. Jouppi, "Cacti 3.0: an integrated cache timing, power, and area model," Technical Report, Digital Equipment Corporation, 1990.Google Scholar
- A. J. Smith, "Cache memories", ACM Computing Survey, vol, 14, no. 3, September 1982. Google ScholarDigital Library
- S. P. Vanderwiel and D. J. Lilja, "Data prefetch mechanisms", ACM Computing Surveys, vol. 32, no. 2, June 2000. Google ScholarDigital Library
- Studying interactions between prefetching and cache line turnoff
Recommendations
Capturing and optimizing the interactions between prefetching and cache line turnoff
While numerous prior studies focused on performance and energy optimizations for caches, their interactions have received much less attention. This is unfortunate since in general the performance oriented techniques influence energy behavior of the ...
Effective cache prefetching on bus-based multiprocessors
Compiler-directed cache prefetching has the potential to hide much of the high memory latency seen by current and future high-performance processors. However, prefetching is not without costs, particularly on a shared-memory multiprocessor. Prefetching ...
Prefetching-aware cache line turnoff for saving leakage energy
ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation ConferenceWhile numerous prior studies focused on performance and energy optimizations for caches, their interactions have received much less attention. This paper studies this interaction and demonstrates how performance and energy optimizations can affect each ...
Comments