Article

Compiler-directed selective data protection against soft errors

Authors:

G. Chen,

M. Kandemir,

M. J. Irwin,

G. MemikAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 713 - 716

https://doi.org/10.1145/1120725.1121000

Published: 18 January 2005 Publication History

Get Access

Abstract

Soft errors in electronic devices are a growing concern for many embedded systems from diverse domains. Chip vendors are already working with system customers on ways to guard against the effects of soft errors. While error code based protection mechanisms for memories such as ECC are important, indiscriminately applying them to all data can have serious memory space and energy overheads. This paper demonstrates how an optimizing compiler can be useful in deciding which data elements need to be protected based on user-specified annotations. The proposed idea makes use of a variant of forward slicing.

References

[1]

V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Y. Xie, and M. J. Irwin. The effect of threshold voltages on the soft error rate. In Proc. of International Symposium on Quality in Electronic Design, March 2004.

Digital Library

Google Scholar

[2]

P. Hazucha et al. Measurements and analysis of SER tolerant latch in a 90nm dual-Vt CMOS process. IEEE CICC, September 2003.

Google Scholar

[3]

P. Hazucha et al. Neutron soft error rate measurement in a 90-nm CMOS process and scaling trends in SRAM from 0.25um to 90nm generation. IEDM, December 2003.

Google Scholar

[4]

W. Kelly, W. Pugh, and E. Rosser. Code Generation for Multiple Mappings. Technical Report CS-TR-3317, University of Maryland Institute for Advanced Computer Studies, Department of Computer Science, University of Maryland, December 1994.

Digital Library

Google Scholar

[5]

G. Lanubile and G. Visaggio. Extracting reusable functions by flow graph-based program slicing. IEEE Transactions on Software Engineering, 23, pp. 246--259, 1997.

Digital Library

Google Scholar

[6]

V. Lefebvre and P. Feautrier. Automatic storage management for parallel programs. Research Report PRiSM 97/8, France, 1997.

Digital Library

Google Scholar

[7]

M. Nikoladis. Time redundancy based soft-error tolerance to rescue nanometer technologies. In Proc. IEEE 17th VLSI Test Symposium, April 1999, pp. 86--94.

Digital Library

Google Scholar

[8]

Y. Song, R. Xu, C. Wang, and Z. Li. Data locality enhancement by memory reduction. In Proc. the 15th ACM International Conference on Supercomputing, June, 2001.

Digital Library

Google Scholar

[9]

M. Strout, L. Carter, J. Ferrante, and B. Simon. Schedule-independent storage mapping in loops. In Proc. ACM International Conference on Architectural Support for Programming Languages and Operating Systems, October, 1998.

Digital Library

Google Scholar

[10]

W. Thies, F. Vivien, J. Sheldon, and S. Amarasinghe. A unified framework for schedule and storage optimization. In Proc. the SIGPLAN Conference on Programming Language Design and Implementation, Snowbird, UT, June, 2001.

Digital Library

Google Scholar

[11]

P. Unnikrishnan, G. Chen, M. Kandemir, M. Karakoy, and I. Kolcu. Loop transformations for reducing data space requirements of resource-constrained applications. In Proc. 10th Static Analysis Symposium, June, 2003, San Diego, CA.

Digital Library

Google Scholar

[12]

R. Velazco, S. Rezgui, R. Ecoffet. Predicting error rate for microprocessor based digital architectures through C.E.U. (Code Emulating Upsets) injection. IEEE Transactions on Nuclear Science, Vol. 47, No. 6, 2000, pp. 2405--2411

Crossref

Google Scholar

[13]

M. Weiser. Program slicing. IEEE Transactions on Software Engineering, 10:352--357, July 1984.

Digital Library

Google Scholar

[14]

J. F. Ziegler et. al. IBM experiments in soft fails in computer electronics (1978--1994). IBM Journal of Research and Development, 1996, Vol. 40. No. 1, pp. 3--18.

Digital Library

Google Scholar

Cited By

View all

Jaulmes LMoreto MValero MCasas M(2019)A Vulnerability Factor for ECC-protected Memory2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS.2019.8854397(176-181)Online publication date: Jul-2019
https://doi.org/10.1109/IOLTS.2019.8854397
Jeyapaul RShrivastava A(2013)Enabling energy efficient reliability in embedded systems through smart cache cleaningACM Transactions on Design Automation of Electronic Systems10.1145/250501218:4(1-25)Online publication date: 25-Oct-2013
https://dl.acm.org/doi/10.1145/2505012
Jeyapaul RShrivastava AGupta RMooney V(2011)Smart cache cleaningProceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems10.1145/2038698.2038716(105-114)Online publication date: 9-Oct-2011
https://dl.acm.org/doi/10.1145/2038698.2038716
Show More Cited By

Compiler-directed selective data protection against soft errors
1. Hardware

Recommendations

Compiler-guided register reliability improvement against soft errors
EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software

With the scaling of technology, transient errors caused by external particle strikes have become a critical challenge for microprocessor design. As embedded processors are widely used in reliability-sensitive environments, it becomes increasingly ...
Soft Errors: Technology Trends, System Effects, and Protection Techniques
IOLTS '07: Proceedings of the 13th IEEE International On-Line Testing Symposium

Radiation-induced soft errors are getting worse in digital systems manufactured in advanced technologies. Stringent data integrity and availability requirements of enterprise computing and networking applications demand special attention to soft errors ...
Compiler-directed soft error resilience for lightweight GPU register file protection
PLDI 2020: Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation

This paper presents Penny, a compiler-directed resilience scheme for protecting GPU register files (RF) against soft errors. Penny replaces the conventional error correction code (ECC) based RF protection by using less expensive error detection code (EDC)...

Comments

Information & Contributors

Information

Published In

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
161
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Jaulmes LMoreto MValero MCasas M(2019)A Vulnerability Factor for ECC-protected Memory2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)10.1109/IOLTS.2019.8854397(176-181)Online publication date: Jul-2019
https://doi.org/10.1109/IOLTS.2019.8854397
Jeyapaul RShrivastava A(2013)Enabling energy efficient reliability in embedded systems through smart cache cleaningACM Transactions on Design Automation of Electronic Systems10.1145/250501218:4(1-25)Online publication date: 25-Oct-2013
https://dl.acm.org/doi/10.1145/2505012
Jeyapaul RShrivastava AGupta RMooney V(2011)Smart cache cleaningProceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems10.1145/2038698.2038716(105-114)Online publication date: 9-Oct-2011
https://dl.acm.org/doi/10.1145/2038698.2038716
Lee KShrivastava ADutt NVenkatasubramanian N(2010)Partitioning techniques for partially protected caches in resource-constrained embedded systemsACM Transactions on Design Automation of Electronic Systems10.1145/1835420.183542315:4(1-30)Online publication date: 7-Oct-2010
https://dl.acm.org/doi/10.1145/1835420.1835423
Mehrara MAustin T(2008)Exploiting selective placement for low-cost memory protectionACM Transactions on Architecture and Code Optimization (TACO)10.1145/1455650.14556535:3(1-24)Online publication date: 1-Dec-2008
https://dl.acm.org/doi/10.1145/1455650.1455653
Mehrara MAustin THosking AAdl-Tabatabai A(2006)Reliability-aware data placement for partial memory protection in embedded processorsProceedings of the 2006 workshop on Memory system performance and correctness10.1145/1178597.1178600(11-18)Online publication date: 22-Oct-2006
https://dl.acm.org/doi/10.1145/1178597.1178600

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Recommendations

Compiler-guided register reliability improvement against soft errors

Soft Errors: Technology Trends, System Effects, and Protection Techniques

Compiler-directed soft error resilience for lightweight GPU register file protection

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations