skip to main content
10.1145/1123008.1123030acmconferencesArticle/Chapter ViewAbstractPublication PagesispdConference Proceedingsconference-collections
Article

Optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs

Published: 09 April 2006 Publication History

Abstract

As technology scales down to nanometer dimensions, coupling capacitances between adjacent bus wires grow rapidly, and have a significant impact on power consumption and signal integrity of an integrated circuit. As buses are major components of a design, it is important to design fault-tolerant buses that dissipate less power and raise reliability without sacrificing performance. In this paper, we address the problem of using Hamming single error correcting code by optimizing both wire permutation and spacing. We propose an efficient polynomial time algorithm which applies graph theory for this optimization problem. Unlike previous studies [17], our approach can be applied to high bandwidth fault-tolerant buses to efficiently reduce the coupling capacitances by utilizing available space. For our experiments, we used instruction bus traces obtained from 12 SPEC2000 benchmark programs for evaluating energy reduction. The results show that our approach can save energy up to 43% for the best case, and 30% for the worst with 20 x dmin ( min is the mininal permitted wire distance) additional width on RLC model. Besides, we also provided comprehensive comparisons in experimental result section for different fault-tolerant bus layout methods and error correction codes.

References

[1]
K. Aingaran, F. Klass, C. M. Kim, C. Amir, J. Mitra, E. You, J. Mohd, and S. K. Don. Coupling noise analysis for vlsi and ulsi circuits. IEEE ISQED 2000, 23:485--489, Mar 2000.
[2]
L. Anghel and M. Nicolaidis. Cost reduction and evaluation of temporary faults detecting technique. DATE 2000, pages 591--598, Mar 2000.
[3]
D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. http://www.simplescalar.com, 1997.
[4]
K. Chaudhary, A. Onozawa, and E. Kuh. A spacing algorithm for performance enhancement and cross-talk reduction. In in Proc. International Conference on Computer Aided Design, November 1993.
[5]
W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano. Power optimization of system level address buses based on software profiling. International Workshop on HardwareSoftware Codesign (CODES), pages 29--3, May 2000.
[6]
J. Henkel and H. Lekatsas. A2bc: Adaptive address bus coding for low power deep sub-micro designs. In in Proceeding of Design Automation Conferance (DAC), pages 744--749, June 2001.
[7]
D. C. Hoffman, D. A. Leonard, C. C. Lindner, K. T. Phelps, C. A. Rodger, and J. R. Wall. Coding Theory-The Essentials. Marcel Dekker Inc., 1991.
[8]
I.-R. Jiang, Y.-W. Chang, and J.-Y. Jou. Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing. IEEE Trans. on CAD of Integrated Circuits and Systems, 19:999--1010, Sep 2000.
[9]
M. Kamon and et al. Fasthenry: a multiple-acceler-ated 3-d inductance extraction program. IEEE Trans. on MIT, pages 1750--1758, Sep 1994.
[10]
C. K. Koh, J. Cong, L. He, and Z. Pan. Interconnect sizing and spacing with consideration of coupling capacitance. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 20:1164--1169, Sep 2001.
[11]
A. Krstic, Y. M. Jiang, and K. T. Cheng. Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects. IEEE Transactions on CAD, pages 416--425, Mar 2001.
[12]
C. G. Lyuh, T. Kim, and K. W. Kim. Coupling -aware high-level interconnect synthesis. IEEE Trans. Computer-Aided Design of ICS, 23:157--164, Jan 2004.
[13]
K. Nabors and J. White. Fastcap: a multiple accelerated 3-d capacitance extraction program. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pages 1447--1459, Nov 1991.
[14]
E. Naroska, S. Ruan, F. Lai, U. Schwiegelshohn, and L. Liu. On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms. In in Proceedings of the 2003 IEEE International Symposium on Circuits and Systems (ISCAS 2003), volume 5, pages V277--V280, May 2003.
[15]
L. Null and J. Lobur. The essential of Computer Architecture and Organization. Jones and Bartlett Publishers, Inc., 2003.
[16]
V. Raghunathan, M. B. Srivastava, and R. K. Gupta. A survey of techniques for energy efficient on-chip communication. In in Proceedings DAC-2003, pages 900--905, 2003.
[17]
D. Rossi, V. E. S. van Dijk, R. P. Kleihorst, A. H. Nieuwland, and C. Metra. Coding scheme for low energy consumption fault-tolerant bus. In IEEE International On-Line Testing Workshop, 2002. Proceedings of the Eighth, 8-10, pages 8--12, July 2002.
[18]
Y. Shin, S. Chae, and K. Choi. Partil bus-invert coding for power optimization of application-specific systems. IEEE Trans.on VLSI Systems, 9:377--383, April 2001.
[19]
P. P. Sotiriadis and A. P. Chandrakasan. Bus energy reduction by transition pattern coding using a detailed deep submcrometer bus model. IEEE Trans. on Circuits Syst. I, 50:1280--1295, Oct 2003.
[20]
K. L. Tsia, S. J. Ruan, C. M. Huang, E. Naroska, and F. P. Lai. Circuit partition and reordering technique for low power ip design. IEICE Trans. on Electronics, 2004.
[21]
Y. Zhang, J. Lach, K. Skadron, and M. R. Stan. Oddeven bus invert with two-phase transfer for buses with coupling. In in Proceeding of ISLPED '02', pages 80--83, Aug 2002.

Cited By

View all

Index Terms

  1. Optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISPD '06: Proceedings of the 2006 international symposium on Physical design
    April 2006
    232 pages
    ISBN:1595932992
    DOI:10.1145/1123008
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 09 April 2006

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. coupling capacitance
    2. fault-tolerant
    3. low power
    4. reliability

    Qualifiers

    • Article

    Conference

    ISPD06
    Sponsor:
    ISPD06: International Symposium on Physical Design 2006
    April 9 - 12, 2006
    California, San Jose, USA

    Acceptance Rates

    Overall Acceptance Rate 62 of 172 submissions, 36%

    Upcoming Conference

    ISPD '25
    International Symposium on Physical Design
    March 16 - 19, 2025
    Austin , TX , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 12 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media