Lun Li
ABSTRACT
We introduce a right-to-left digit serial algorithm for the integer power operation xy where x and y are positive integers. For n-bit words the algorithm utilizes o(n) additions and does not require use of a multiplier. We describe a hardware implementation and evaluate the effectiveness employing a Synopsys tool set with a standard cell implementation. Out digit serial algorithm compares favorably with a popular iterative square and multiply algorithm implemented with the same tool set.
- A. Fit-Florea, D.W. Matula, "A Digit-Serial Algorithm for the Discrete Logarithm Modulo 2k ", Proc. ASAP, IEEE, 2004, pp. 236--246. Google Scholar
Digital Library
- A. Fit-Florea, D.W. Matula, M.A. Thornton, "Additive Bit-serial Algorithm for the Discrete Logarithm Modulo 2k ", IEE Electronics Letters Jan. 2005, Vol. 41, No. 2, pp: 57--59.Google Scholar
- Benschop N.F., "Multiplier for the multiplication of at least two figures in an original format" US Patent Nr. 5,923,888, July 13, 1999.Google Scholar
- Szabo, N.S., Tanaka, R.I., "Residue arithmetic and its applications to computer technology", McGraw-Hill Book Company, 1967.Google Scholar
- Synopsys Design/physical Compiler Student Guide. 2003.Google Scholar
- A. Fit-Florea, D.W. Matula, M.A. Thornton, "Addition-Based Exponentiation Modulo 2k ", IEE Electronics Letters, Jan. 2005, Vol. 41, No. 2, pp: 56--57.Google Scholar
- J.E. Stine, J. Grad, I. Castellanos, J. Blank, V. Dave, M. Prakash, N. Illiev, N. Jachimiec: A Framework for High-Level Synthesis of System-on-Chip Designs, Proceedings. 2005 IEEE International Conference on Microelectronic Systems Education, 2005. 12-13 June 2005, pages 67--68. Google ScholarDigital Library
- D.W. Matula, A. Fit-Florea, M.A. Thornton, "Table Loopup Structures for Multiplicative Inverses Modulo 2k", 17th Symp. Comp.Arith., June 27-29, 2005, pp. 130--135. Google ScholarDigital Library
- T. Cormen, C. Leiserson, R. Rivest, C. Stein, "Introduction to Algorithms", 2nd edition, The MIT Press, 2001, pp. 879--880. Google ScholarDigital Library
- B. Parhami, "Computer Arithmetic Algorithms and Hardware Designs", Oxford University Press, 2000, pp. 383--384. Google ScholarDigital Library
- D. Knuth, "The Art of Computer Programming: Seminumerical Algorithms" Addison Wesley, Vol. 2, 2nd Edition, 1981, pp: 441--466. Google ScholarDigital Library
Index Terms
- A digit serial algorithm for the integer power operation
Recommendations
Pipelined area-efficient digit serial divider
In this paper, a new two's complement radix-2n area-efficient digit serial divider is presented. The proposed digit serial divider is designed by cascading N (wordlength) digital controlled add/subtract DCAS cells where each cell is used to generate one ...
Design and implementation of low-power digit-serial multipliers
ICCD '97: Proceedings of the 1997 International Conference on Computer Design (ICCD '97)Digit-serial architectures obtained using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, a novel design methodology is presented which permits bit-level pipelining of ...
Comments