A non-orthogonal clock distribution network and its performance evaluation in presence of process variations and inductive effects
Pages 336 - 340
Abstract
The evolution of VLSI chips towards larger die size, smaller feature size and faster clock speed makes the clock distribution an increasingly important issue. In this paper, we propose a new clock distribution network (CDN), namely Variant X-Tree, based on the idea of X-Architecture proposed recently for efficient wiring within VLSI chips. The Variant X-Tree CDN keeps the nice properties of equal-clock-path and symmetric structure of the typical H-tree CDN, but results in both a lower maximal clock delay and a lower clock skew than its H-tree counterpart, as verified by an extensive simulation study that incorporates simultaneously the effects of process variations and on-chip inductance.
References
[1]
http://www.eas.asu.edu/~ptm/.
[2]
http://www.xinitiative.org/.
[3]
M. Afghahi and C. Svensson. Performance of synchronous and asynchronous schemes for vlsi systems. IEEE Transactions on Comput., 41(7):858--872, July 1992.
[4]
K. Banerjee and A. Mehrotra. Analysis of on-chip inductance effects for distributed rlc interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(8):904--915, August 2002.
[5]
K. Bowman, S. Duvall, and J. Meindl. Impact of die-to-die and within-die parameter fluctuations on themaximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits, 37(2):183--190, February 2002.
[6]
H. Chang and S. S. Sapatnekar. Statistical timing analysis under spatial correlations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(9):1467--1482, September 2005.
[7]
S. G. Duvall. Statistical circuit modeling and optimization. In The 5th Intl. Workshop on Statistical Metrology, pages 56--63, 2000.
[8]
L. Dworsky. Modern Transmission Line Theory and Application. Wiley, New York, 1979.
[9]
E. G. Friedman. Clock distribution networks in synchronous digital integrated circuits. Proc. of IEEE, 89(5):665--692, May 2001.
[10]
Y. Ismail, E. Friedman, and J. Neve. Exploiting the on-chip inductance in high-speed clock distribution networks. IEEE Transactions on VLSI systems, 5(12):963--973, December 2001.
[11]
X. Jiang and S. Horiguchi. Optimization of wafer scale h-tree clock distribution network based on a new statistical skew model. In DFT '00: Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, pages 96--104, Washington, DC, USA, 2000. IEEE Computer Society.
[12]
X. Jiang and S. Horiguchi. Statistical skew modeling for general clock distribution networks in presence of process variations. IEEE Trans. Very Large Scale Integr. Syst., 9(5):704--717, 2001.
[13]
C.-K. Koh and P. H. Madden. Manhattan or non-manhattan?: a study of alternative vlsi routing architectures. In GLSVLSI '00: Proceedings of the 10th Great Lakes symposium on VLSI, pages 47--52, New York, NY, USA, 2000. ACM Press.
[14]
Y. Liu, S. R. Nassif, L. T. Pileggi, and A. J. Strojwas. Impact of interconnect variations on the clock skew of a gigahertz microprocessor. In DAC '00: Proceedings of the 37th conference on Design automation, pages 168--171, New York, NY, USA, 2000. ACM Press.
[15]
J. Pitman. Probability. Springer, New York, 1993.
[16]
X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang. On-chip inductance modeling and rlc extraction of vlsi interconnects for circuit simulation. In Proceedings of the IEEE Custom Integrated Circuits Conference, 2000., pages 487 -- 490, 2000.
[17]
S.-P. Sim, S. Krishnan, D. Petranovic, N. Arora, and C. Kwyro Lee~Yang. A unified rlc model for high-speed on-chip interconnects. IEEE Transactions on Electron Devices, 50(6):1501--1510, June 2003.
[18]
S. L. Teig. The x architecture: not your father's diagonal wiring. In SLIP '02: Proceedings of the 2002 international workshop on System-level interconnect prediction, pages 33--37, New York, NY, USA, 2002. ACM Press.
Index Terms
- A non-orthogonal clock distribution network and its performance evaluation in presence of process variations and inductive effects
Recommendations
Statistical skew modeling for general clock distribution networks in presence of process variations
Clock skew modeling is important in the performance evaluation and prediction of clock distribution networks. This paper addresses the problem of statistical skew modeling for general clock distribution networks in the presence of process variations. ...
Effect of process variations in 3D global clock distribution networks
In three-dimensional (3D) integrated circuits, the effect of process variations on clock skew differs from 2D circuits. The combined effect of inter-die and intra-die process variations on the design of 3D clock distribution networks is considered in ...
Clock-skew test module for exploring reliable clock-distribution under process and global voltage-temperature variations
This paper presents a clock-skew test module for exploring reliable clock distribution under process, voltage, and temperature (PVT) variations. The proposed test module enables direct evaluation of the following two important issues: 1) the clock-skew ...
Comments
Information & Contributors
Information
Published In
April 2006
450 pages
ISBN:1595933476
DOI:10.1145/1127908
- General Chairs:
- Gang Qu,
- Yehea Ismail,
- Program Chairs:
- Vijaykrishnan Narayanan,
- Hai Zhou
Copyright © 2006 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 30 April 2006
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 162Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 08 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in