skip to main content
10.1145/1128022.1128061acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
Article

Speculative early register release

Published: 03 May 2006 Publication History

Abstract

The late release policy of conventional renaming keeps many registers in the register file assigned in spite of containing values that will never be read in the future. In this work, we study the potential of a novel scheme that speculatively releases a physical register as soon as it has been read by a predicted last instruction that references its value. An auxiliary register file placed outside the critical paths of the processor pipeline holds the early released values just in case they are unexpectedly referenced by some instruction. In addition to demonstrate the feasibility of a last-use predictor, this paper also analyzes the auxiliary register file (latency and size) required to support a speculative early release mechanism that uses a perfect predictor. The obtained results set the performance bound that any real speculative early release implementation is able to reach. We show that in a processor with a 64int+64fp register file, a perfect early release supported by an unbounded auxiliary register file has the potential of speeding up computations up to 23% and 47% for SPECint2000 and SPECfp2000 benchmarks, respectively. Speculative early release can also be used to reduce register file size without losing performance. For instance, a processor with a conventionally managed 96int+96fp register file could be replaced for equal IPC with a 64int+64fp register file managed with perfect early register release and backed with a 64int+64fp auxiliary register file, this representing a 12% IPS (Instructions Per Second) increase if the processor frequency were constrained by the register file access time.

References

[1]
R. Balasubramonian, S. Dwarkadas and D.H. Albonesi, "Reducing the Complexity of the Register File in Dynamic Superscalar Processors". Proc. 34th Int'l Symp. Microarchitecture (MICRO 01), Dec. 2001, pp. 237--249.
[2]
D. Burger, and T.M. Austin, The Simplescalar Tool Set v2.0, Technical Report 1342, Computer Science Dept., University of Wisconsin-Madison, June 1997.
[3]
J.A. Butts and G. Sohi, "Characterizing and Predicting Value Degree of Use", Proc. 35th Int'l Symp. Microarchitecture (MICRO 02), Nov. 2002, pp. 15--26.
[4]
J.A. Butts and G. Sohi, "Use-Based Register Caching with Decoupled Indexing", Proc. 31st Int'l Symp. Computer Architecture (ISCA 04), June 2004.
[5]
O. Ergin, D. Balkan, D. Ponomarev and K. Ghose, "Increasing Processor Performance Through Early Register Release". Proc. 22nd Int'l Conf. on Computer Design (ICCD 04), Oct. 2004, pp. 480--487.
[6]
K.I. Farkas, N.P. Jouppi and P. Chow, "Register File Considerations in Dynamically Scheduled Processors", Proc. 2nd Int'l Symp. High-Performance Computer Architecture (HPCA 96), Feb. 1996, pp. 40--51.
[7]
L. Gwennap, "MIPS R12000 to Hit 300 MHz," Microprocessor Report, Micro Design Resources, vol. 11, no. 13, Oct. 1997, pp. 1--4.
[8]
G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal Q1, Feb. 2001.
[9]
T.M. Jones, M.F.P. O'Boyle, J. Abella, A. González, and O. Ergin, "Compiler Directed Early Register Release", Proc. 14th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT 05), Sept. 2005, pp. 110--122.
[10]
R.E. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, vol. 19, no. 2, Mar.-Apr. 1999, pp. 24--36.
[11]
J. Martinez, J. Renau, M. Huang, M. Prvulovich, J. Torrellas, "Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors", Proc. 35nd Int'l Symp. Microarchitecture (MICRO 02), Nov. 2002, pp. 3--14.
[12]
T. Monreal, A. González, M. Valero, J. González and V. Viñals, "Delaying Physical Register Allocation Through Virtual-Physical Registers", Proc. 32nd Int'l Symp. Microarchitecture (MICRO 99), Nov. 1999, pp.186--192.
[13]
T. Monreal, V. Viñals, A. González and M. Valero, "Hardware Schemes for Early Register Release", Proc. Int'l Conf. Parallel Processing (ICPP 02), Aug. 2002, pp. 5--13.
[14]
M. Moudgill, K. Pingali and S. Vassiliadis, "Register Renaming and Dynamic Speculation: an Alternative Approach", Proc. 26th Int'l Symp. Microarchitecture (MICRO 93), Nov. 1993, pp. 202--213.
[15]
S. Rixner, W. J. Dally, B. Khailani, P. Mattson, U. J. Kapasi and J.D. Owens, "Register Organization for Media Processing", in Proceedings of the 6th Int'l Symposium on High-Performance Computer Architecture (HPCA 00), January 2000, pp. 375--386.
[16]
T. Sherwood, E. Perelman, G. Hamerly and B. Calder, "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programing Languages and Operating Systems (ASPLOS 02), Oct. 2002, pp. 45--57.
[17]
K.C. Yeager, "The MIPS R10000 Superscalar Microprocessor", IEEE Micro, vol. 16, no. 2, Apr. 1996, pp. 28--40.

Cited By

View all
  • (2007)Microarchitectural Support for Speculative Register Renaming2007 IEEE International Parallel and Distributed Processing Symposium10.1109/IPDPS.2007.370237(1-10)Online publication date: Mar-2007

Index Terms

  1. Speculative early register release

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    CF '06: Proceedings of the 3rd conference on Computing frontiers
    May 2006
    430 pages
    ISBN:1595933026
    DOI:10.1145/1128022
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 03 May 2006

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. optimization
    2. physical register release
    3. register file
    4. register renaming

    Qualifiers

    • Article

    Conference

    CF06
    Sponsor:
    CF06: Computing Frontiers Conference
    May 3 - 5, 2006
    Ischia, Italy

    Acceptance Rates

    Overall Acceptance Rate 273 of 785 submissions, 35%

    Upcoming Conference

    CF '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)7
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 17 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2007)Microarchitectural Support for Speculative Register Renaming2007 IEEE International Parallel and Distributed Processing Symposium10.1109/IPDPS.2007.370237(1-10)Online publication date: Mar-2007

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media