skip to main content
article

Memory bandwidth optimization through stream descriptors

Published:17 September 2005Publication History
Skip Abstract Section

Abstract

The memory subsystem for computer vision and image processing applications must sustain high memory bandwidth to keep processors busy. This paper advocates the use of stream descriptors, a mechanism that allows programmers to indicate data movement explicitly. Stream descriptors enable the compiler to organize memory transfers more efficiently by matching data movement to the capabilities of the underlying hardware. Stream descriptors are used in this paper on an image sensor interface to describe the deterministic movements of objects in segmented image regions. The paper shows how stream descriptors reduce the bandwidth requirements for a set of computer vision applications.

References

  1. ARM11 Reference manual ARM_DDI_0211_F, March 2005, www.arm.com/pdfs/DDI0211F_arm1136_r1p0_trm.pdfGoogle ScholarGoogle Scholar
  2. M. Bohr, "Interconnect Scaling -- The Real Limiter to High Performance ULSI," Proc. Intl' Electron Devices Meeting, IEEE Press, New York, 1995, pp. 241--244Google ScholarGoogle ScholarCross RefCross Ref
  3. Pierre Boulet, et. al., "Loop parallelization algorithms: From parallelism extraction to code generation" Parallel Computing, vol.24, issue 3--4, pp. 421--444, 1998 Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. S. M. Chai, A. López-Lagunas, "Streaming I/O for Imaging Applications," Proc. IEEE Computer Architectures for Machine Perception, 2005, pp. 178--183. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. S. Chiricescu, et. al., "The Reconfigurable Streaming Vector Processor (RSVP#8482;)," Proceedings of the 36th International Symposium on Microarchitecture, December 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. S. Chiricescu, et. al., "RSVP II: A Next Generation Automotive Vector Processor," IEEE Intelligent Vehicle Symposium, June 2005.Google ScholarGoogle Scholar
  7. B. Flachs, et. al., "A Streaming Processor Unit for a CELL processor," IEEE Solid-State Circuit Conference, 2005, pp. 134--135Google ScholarGoogle Scholar
  8. N. Jayasena, W. J. Dally, "Streams and Vectors: A Memory System Perspective", Workshop on Media and Stream Processing, Dec 2004.Google ScholarGoogle Scholar
  9. A. W. Lim, S. W. Liao, M. S. Lam, "Blocking and Array Contraction Across Arbitrary Nested Loops Using Affine Partitioning," Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, June 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. P. Mattson, B. Thies, L. Hammond, M. Vahey "Streaming Virtual Machine Specification," Morphware Forum, Version 1.0 July 19, 2004Google ScholarGoogle Scholar
  11. S. A. McKee, et. al., "Dynamic Access Ordering for Streamed Computations," IEEE Transactions on Computers, Vol. 49, No. 11, November 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Micron Technology Inc, "Synchonous SDRAM", DataSheet for MT48LC2M32B2, January 2002, www.micron.com/dramdsGoogle ScholarGoogle Scholar
  13. S. Palacharla, R. E. Kessler, "Evaluating Stream Buffers as a Secondary Cache Replacement", Proceedings of 21st Annual International Symposium on Computer Architecture, pp. 24--33, April 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. P. Ranganathan, S. Adve, N. P. Jouppi, "Performance of image and video processing with general-purpose processors and media ISA extensions," Proc. International Symposium on Computer Architecture, 1999, pp. 124--135. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. R. Usselmann, "Memory Controller IP Core", January 2002, www.opencores.orgGoogle ScholarGoogle Scholar
  16. S. P. Amarasinghe; B. Thies. "Architectures, Languages, and Compilers for the Streaming Domain," PACT 2003 Tutorial.Google ScholarGoogle Scholar
  17. OpenCores Organization, "WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores", revision B.3, September 2002, www.opencores.orgGoogle ScholarGoogle Scholar
  18. W. A. Wulf, S. A. McKee, "Hitting the memory wall: implications of the obvious," ACM SIGARCH Computer Architecture News, Vol. 23, No. 1, March 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Memory bandwidth optimization through stream descriptors

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM SIGARCH Computer Architecture News
        ACM SIGARCH Computer Architecture News  Volume 34, Issue 1
        Special issue: MEDEA'05
        March 2006
        86 pages
        ISSN:0163-5964
        DOI:10.1145/1147349
        Issue’s Table of Contents

        Copyright © 2005 Authors

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 17 September 2005

        Check for updates

        Qualifiers

        • article

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader