Article

FPGA architecture for static background subtraction in real time

Authors:

Ivan S. S. SilvaAuthors Info & Claims

SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems design

Pages 26 - 31

https://doi.org/10.1145/1150343.1150356

Published: 28 August 2006 Publication History

Get Access

Abstract

Background subtraction is a method typically used to segment moving regions in image sequences taken from a static camera by comparing each new frame to a model of the scene background. In this paper, we present an FPGA architecture for background subtraction, taking advantage of the data and logical parallel opportunities offered by a field programmable gate array (FPGA) architecture. At a clock rate of 40 MHz, the architecture can process 30 frames per second, where the image resolution is 240 x 120. The capability of the system is demonstrated for several tests and video sequences.

References

[1]

T. Alexandropoulos, V. Loumos, and E. Kayafas, Eleftherios. A block-based clustering technique for real-time object detection on a static background. In 2nd International IEEE Conference on Intelligent Systems, Varna, Bulgaria, June 22-24, 2004.

Crossref

Google Scholar

[2]

T. Horprasert, D. Harwood, and L. S. Davis. A Statistical Approach for Real Time Robust Background Subtraction. In IEEE ICCV'99 FRAME-RATE WORKSHOP, 1999.

Google Scholar

[3]

K. Kim, T. Hoprasert, D. Harwood, and L. Davis. A Background Modeling and Subtraction by Codebook Construction. In IEEE International Conference on Image Processing (ICP) 2004.

Google Scholar

[4]

Y. Ming, J. Jiang, and J. Ming. Background Modeling and Subtraction Using a Local-Linear-Dependence-Based Cauchy Statistical Model. In Proceedings of the Seventh International Conference on Digital Image Computing: Techniques and Applications, DICTA 2003: 469--478.

Google Scholar

[5]

Y. P. Tsai, C. C. Hung, Y. P. Shih, and Zen-Chung. A Bayesian Approach to Video Object Segmentation via Merging 3-D Watershed Volumes. In IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, No. 1, January 2005.

Digital Library

Google Scholar

[6]

V. Mezaris, I. Kompatsiaris, and M. G. Strintzis. Video Object Segmentation Using Bayes-Based Temporal Tracking and Trajectory Based Region Merging. In IEEE Transactions on Circuits and Systems for Video Technology, Vol. 14, No. 6, June 2004.

Digital Library

Google Scholar

[7]

Z. Zivkovic. Improved Adaptive Gaussian Mixture Model for Background Subtraction. In Proceedings ICPR, 2004.

Digital Library

Google Scholar

[8]

M. Karaman, L. Goldmann, D. Yu, and T. Sikora. Comparison of Static Background Segmentation Methods. In Proceedings of the SPIE, Volume 5960, pp 2140--2151, july 2005.

Crossref

Google Scholar

[9]

R Cucchiara, P. Onfiani, A. Prati, and Scarabottolo. Segmentation of Moving Objects at Frame: A Dedicated Hardware Solution. In Image Processing and its Applications, Conference Publication N. o 465, IEE, 1999.

Google Scholar

[10]

J. Kim, T. Chen. A VLSI Architecture for Video-Object Segmentation. In IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 1, January 2003.

Digital Library

Google Scholar

[11]

A. L. Printes. Circuito Integrado para Extração de Fundo não Homogêneo de Imagens Dinâmicas em Tempo Real. Master Thesis, Federal University of Campina Grande, Electrical Engineer Department, Paraíba, Brazil, December 2002.

Google Scholar

[12]

J. P. Oliveira. Implementação em Hardware de um Sistema para Extração de Objetos de um Fundo não Homogêneo em Tempo Real. Master Thesis, Federal University of Campina Grande, Electrical Engineer Department, Paraíba, Brazil, September 2003.

Google Scholar

Cited By

View all

López MBermúdez AMontero FSánchez JFernández-Caballero A(2018)A Finite State Machine Approach to Algorithmic Lateral Inhibition for Real-Time Motion Detection †Sensors10.3390/s1805142018:5(1420)Online publication date: 3-May-2018
https://doi.org/10.3390/s18051420
Ratnayake KAmer A(2018)Embedded architecture for noise-adaptive video object detection using parameter-compressed background modelingJournal of Real-Time Image Processing10.1007/s11554-014-0418-x13:2(397-414)Online publication date: 20-Dec-2018
https://dl.acm.org/doi/10.1007/s11554-014-0418-x
Kryjak TKomorkiewicz MGorgon M(2018)Real-time background generation and foreground object segmentation for high-definition colour video stream in FPGA deviceJournal of Real-Time Image Processing10.1007/s11554-012-0290-59:1(61-77)Online publication date: 20-Dec-2018
https://dl.acm.org/doi/10.1007/s11554-012-0290-5
Show More Cited By

Index Terms

FPGA architecture for static background subtraction in real time
1. Computing methodologies
  1. Artificial intelligence
    1. Computer vision
      1. Computer vision problems
        Interest point and salient region detections
2. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
      1. Datapath optimization
      2. Hardware-software codesign

Recommendations

Background subtraction based on phase feature and distance transform

A novel background subtraction method that can work under complex environments is presented in this paper. The proposed method consists of two stages: coarse foreground detection through the phase based background model we present, and foreground ...
Real-time robust background subtraction under rapidly changing illumination conditions

Fast robust background subtraction under sudden lighting changes is a challenging problem in many applications. In this paper, we propose a real-time approach, which combines the Eigenbackground and Statistical Illumination method to address this issue. ...
A Hybrid Background Subtraction Method with Background and Foreground Candidates Detection

Background subtraction for motion detection is often used in video surveillance systems. However, difficulties in bootstrapping restrict its development. This article proposes a novel hybrid background subtraction technique to solve this problem. For ...

Comments

Information & Contributors

Information

Published In

SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems design

August 2006

248 pages

ISBN:1595934790

DOI:10.1145/1150343

General Chair:
Claudionor Coelho
Universidade de Minas Gerais, Brazil
,
Program Chairs:
Ricardo Jacobi
Universidade de Brasilia, Brazil
,
Juergen Becker
Universitaet Karlsruhe (TH), Germany

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 August 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SBCCI06

Sponsor:

SBCCI06: 19th Symposium on Integrated Circuits and System Design

August 28 - September 1, 2006

MG, Ouro Preto, Brazil

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
867
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

López MBermúdez AMontero FSánchez JFernández-Caballero A(2018)A Finite State Machine Approach to Algorithmic Lateral Inhibition for Real-Time Motion Detection †Sensors10.3390/s1805142018:5(1420)Online publication date: 3-May-2018
https://doi.org/10.3390/s18051420
Ratnayake KAmer A(2018)Embedded architecture for noise-adaptive video object detection using parameter-compressed background modelingJournal of Real-Time Image Processing10.1007/s11554-014-0418-x13:2(397-414)Online publication date: 20-Dec-2018
https://dl.acm.org/doi/10.1007/s11554-014-0418-x
Kryjak TKomorkiewicz MGorgon M(2018)Real-time background generation and foreground object segmentation for high-definition colour video stream in FPGA deviceJournal of Real-Time Image Processing10.1007/s11554-012-0290-59:1(61-77)Online publication date: 20-Dec-2018
https://dl.acm.org/doi/10.1007/s11554-012-0290-5
Rouhani BMirhoseini AKoushanfar F(2017)RISEACM Transactions on Embedded Computing Systems10.1145/312654916:5s(1-18)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126549
Calvo-Gallego ESanchez-Solano SJimenez P(2015)Hardware implementation of a background substraction algorithm in FPGA-based platforms2015 IEEE International Conference on Industrial Technology (ICIT)10.1109/ICIT.2015.7125340(1688-1693)Online publication date: Mar-2015
https://doi.org/10.1109/ICIT.2015.7125340
Fernandez-Sanchez ERodriguez-Gomez RDiaz JRos EBouwmans TPorikli FHöferlin BVacavant A(2014)Background Subtraction on Embedded HardwareBackground Modeling and Foreground Detection for Video Surveillance10.1201/b17223-26(21-1-21-22)Online publication date: 17-Jul-2014
https://doi.org/10.1201/b17223-26
Aziz SDuc Minh Pham (2013)Energy Efficient Image Transmission in Wireless Multimedia Sensor NetworksIEEE Communications Letters10.1109/LCOMM.2013.050313.12193317:6(1084-1087)Online publication date: Jun-2013
https://doi.org/10.1109/LCOMM.2013.050313.121933
Wong KYap VPeh Chiong T(2013)Hardware accelerator implementation on FPGA for video processing2013 IEEE Conference on Open Systems (ICOS)10.1109/ICOS.2013.6735046(47-51)Online publication date: Dec-2013
https://doi.org/10.1109/ICOS.2013.6735046
YAMAMOTO AIWAI YISHIGURO H(2011)Real-Time Object Detection Using Adaptive Background Model and Margined Sign CorrelationIEICE Transactions on Information and Systems10.1587/transinf.E94.D.325E94-D:2(325-335)Online publication date: 2011
https://doi.org/10.1587/transinf.E94.D.325
Pham DAziz S(2011)FPGA architecture for object extraction in Wireless Multimedia Sensor Network2011 Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing10.1109/ISSNIP.2011.6146563(294-299)Online publication date: Dec-2011
https://doi.org/10.1109/ISSNIP.2011.6146563
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Background subtraction based on phase feature and distance transform

Real-time robust background subtraction under rapidly changing illumination conditions

A Hybrid Background Subtraction Method with Background and Foreground Candidates Detection

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations