Paulo Sérgio B. do Nascimento
ABSTRACT
High parallelism degree is fundamental for high speed image processing systems. Modern FPGA devices can provide such parallelism plus flexibility. Temporal partitioning techniques can be used to implement large systems, splitting them into partitions (called contexts), multiplexed in a FPGA. This approach can increase the effective FPGA area, allowing high parallelism in the application tasks. However, the context reconfigurations can cause performance decrease. Intensive parallelism exploration of massive image data application compensates this overhead and can improve global performance. In this work, one reconfigurable computer platform and design space exploration techniques are proposed for mapping of image processing applications into FPGA slices. A library with different hardware implementation for different parallelism degree is used to better adjust space/time for each task. Experiments demonstrate the efficiency of the approach when compared to the optimal mapping reached by exhaustive timing search in the complete design space exploration.
- Bruce A. Draper, Ross Beveridge, A.P. Willem Böhm, Charles Ross, and Monica Chawathe, "Accelerated image processing on fpgas", IEEE Transactions on Image Processing 12 (2003), no. 12. Google Scholar
Digital Library
- Compton, Katherine; Hauck, Scott; "Reconfigurable Computing: A Survey of Systems and Software"; ACM Computing Surveys, Vol 34, No 2, June 2002, pp. 171--210. Google ScholarDigital Library
- Rhett D. Hudson, David I. Lehn, Peter M. Athanas, "A Run Time Reconfigurable Engine for Image Interpolation", Proc. IEEE Symp. on FPGAs for Custom Comp. Machines (FCCM'98), Napa, CA, April 1998. Google ScholarDigital Library
- Camel Tanougast, Yves Berviller Serge Weber, Philippe Brunet, "A Partitioning Methodology that Optimises the Area on Reconfigurable Real-Time Embedded Systems", EURASIP Journal on Applied Signal Processing, pp 494--501, Hindawi Publishing Corporation, 2003. Google ScholarDigital Library
- Christian Plessl, Marco Platzner, "Virtualization of Hardware - Introduction and Survey", Computer Engineering&Networks Lab- Swiss Federal Institute of Technology(ETH) Zurich, Switzerland-2004.Google Scholar
- www.altera.com.Google Scholar
- www.xilinx.com.Google Scholar
- J. Corbal, R. Espasa, and M. Valero, "Command vector memory systems: High performance at low cost", In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1998. Google ScholarDigital Library
- Forte Design System; "Cynthesizer User's Guide for Cynthesizer 2.4.0"; March 14, 2005; www.forteDS.comGoogle Scholar
- Torresen, Jim; Bakker, Jorgen W.; Sekanina, Lukas; "Efficient Image Filtering and Information Reduction in Reconfigurable Logic"; Proceedings of Norchip04, 2004Google Scholar
- Clouard, Regis; et al.; "Borg: A Knowledge-Based System for Automatic Generation of Image Processing Programs", IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 21, NO. 2, February 1999. Google ScholarDigital Library
- Gries, Matthias; "Methods for Evaluating and Covering the Design Space during Early Design Development"; Technical Memorandum UCB/ERL M03/32, CAD-Group, Electronics Research Laboratory August 12, 2003.Google Scholar
- Vemuri, Ranga; Kaul, Meenakshi; "Temporal Partitioning combined with Space Exploration for Latency Minimization of Run-Time Reconfigured Design"; DATE 1999.Google Scholar
- Pierre, Donald A.; "Optimization Theory with Applications"; Dover Publications, Inc., New York 1986. Google ScholarDigital Library
- Ouni, B.; Mtibaa, A.; Abid, M.; "Synthesis and Time Partitioning for Reconfigurable Systems"; Design Automation for Embedded System, 9, 177--191, Springer-2005.Google Scholar
- Quinn, Hearther; et.al; "Runtime Assignment of Reconfigurable Hardware Components for Image Processing Pipelines"; 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM-2003. Google ScholarDigital Library
- Wiangtong, Theerayod; et. al.; "Hardware/Software Codesign - A systematic approach targeting data-intensive applications"; IEEE Signal Processing Magazine, May 2005.Google Scholar
- Nascimento, P. S. B.; Lima, M. E.; "Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures"; DATE06 - Design Automation and Test in Europe; 6-10 March, Munich Germany 2006. Google ScholarDigital Library
- http://www.mathworks.com/Google Scholar
Index Terms
- Mapping of image processing systems to FPGA computer based on temporal partitioning and design space exploration
Recommendations
Design and evaluation of a hardware/software FPGA-based system for fast image processing
We evaluate the performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks. The system architecture is based on hardware featuring a Field Programmable Gate Array (FPGA) co-processor and a host ...
Exploration and Customization of FPGA-Based Soft Processors
As embedded systems designers increasingly use field-programmable gate arrays (FPGAs) while pursuing single-chip designs, they are motivated to have their designs also include soft processors, processors built using FPGA programmable logic. In this ...
Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures
Special issue on low power electronics and designReconfigurable computers (RCs) host multiple field programmable gate arrays (FPGAs) and one or more physical memories that communicate through an interconnection fabric. State-of-the-art RCs provide abundant hardware and storage resources, but have ...
Comments