Article

Ant colony based routing architecture for minimizing hot spots in NOCs

Authors:

Masoud Daneshtalab,

Ali Afzali Kusha,

Ashkan Sobhani,

Zainanabedin Navabi,

Mohammad D. Mottaghi,

Omid FatemiAuthors Info & Claims

SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems design

Pages 56 - 61

https://doi.org/10.1145/1150343.1150363

Published: 28 August 2006 Publication History

Abstract

In this paper, a routing model for minimizing hot spots in the network on chip (NOC) is presented. The model makes use of AntNet routing algorithm which is based on Ant colony. Using this algorithm, which we call AntNet routing algorithm, heavy packet traffics are distributed on the chip minimizing the occurrence of hot spots. To evaluate the efficiency of the scheme, the proposed algorithm was compared to the XY, Odd-Even, and DyAD routing models. The simulation results show that in realistic (Transpose) traffic as well as in heavy packet traffic, the proposed model has less average delay and peak power compared to the other routing models. In addition, the maximum temperature in the proposed algorithm is less than those of the other routing algorithms.

References

[1]

W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection Networks," in Proc. DAC, pp. 684--689, June 2001.

Digital Library

[2]

R. Mullins, A. West, and S. Moore, "Low-Latency Virtual-Channel Routers for On-Chip Networks," in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04), pp. 188--197, 2004.

Digital Library

[3]

D. Bertsekas and R. Gallager. (1992). Data Networks. Prentice-Hall.

Digital Library

[4]

L. M. Ni and P. K. McKinley, "A survey of wormhole routing techniques in direct networks," IEEE Tran. on Computers, vol. 26, pp. 62--76, Feb. 1993.

Digital Library

[5]

J. Hu and R. Marculescu, "DyAD-Smart Routing for NetworksonChip," DAC 2004, pp. 260--263, 2004, San Diego, California, USA.

Digital Library

[6]

C. J. Glass and L. M. Ni, "The Turn Model for Adaptive Routing," Proc, Symp, Computer Architecture, pp. 278--287, May 1992.

Digital Library

[7]

A. Colorni, M. Dorigo, and V. Maniezzo. "Distributed optimization by ant colonies," Proceedings of the European Conference on Artificial Life, pp. 134--142, Amsterdam, 1991.

[8]

Tech. rep. CSE-94-02-04, Department of Computer Science, University of Washington, Seattle. E. Di Caro, E. D. Bonabeau, M. Dorigo, G. Th'eraulaz, (1999). From Natural to Artificial Swarm Intelligence. Oxford University Press.

Digital Library

[9]

M. Dorigo and L. M. Gambardella, "Ant Colony System: A Cooperative Learning Approach to the Traveling Salesman Problem," IEEE Trans. on Evol. Comp., Vol. 1, pp. 53--66, 1997.

Digital Library

[10]

M. Dorigo, V. Maniezzo, and A. Colorni, "The Ant System: Optimization by a Colony of Cooperating Agents," IEEE Trans. on Syst., Man, and Cybern.-Part B, pp. 29--41, 1996.

Digital Library

[11]

Di Caro G., Dorigo M., "AntNet: Distributed stigmergetic control for communications networks," Journal of Artificial Intelligence Research, 9, pp. 317--365, 1998.

[12]

G. Chiu, "The Odd-Even Turn Model for Adaptive Routing," IEEE Tran, On Parallel and Distributed System, pp: 729--738, July 2000.

Digital Library

[13]

B. A. Forouzan, "Data communications and networking," Mc-Graw Hill, ISBN 0-07-232204-7, 2001.

Digital Library

[14]

M. Heusse, D. Snyers, S. Guerin, P. Kuntz, "Adaptive agent-driven routing and load balancing in communication networks," Advances in Complex Systems, Vol. 1, pp. 237--254, 1998.

[15]

J. Liang, S. Swaminathan, and R. Tessier, "aSOC: a scalable, single-chip communication architectures," in IEEE Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 37--46, Oct. 2000.

Digital Library

[16]

H. Yun and A. N. Zincir-Heywood, "Intelligent Ants for Adaptive Network Routing," in Proc. CNSR, pp. 255--261, 2004.

Digital Library

[17]

Wang, X. Zhu, L. Peh, S. Malik, "Orion: A Power-Performance Simulator for Interconnection Network," in Proc. Hot Interconnection, Stanford, CA, pp. 294--305, August 2002.

Digital Library

[18]

M. L Flugham and L. Snyder, "Performance of Chaos and Oblivious Routers under Non-Uniform Traffic," Technical Report UW-CSE-93-06-01, Univ. of Washington, July 1993.

[19]

L. Shang, L. Peh, A. Kumar, and N. K. Jha, "Thermal Modeling and Management of On-chip Networks," in Proc. of the 37th International Symp. on Microarchitecture, 2004.

Digital Library

Cited By

Tsai WLan YHu YChen S(2012)Networks on chips: structure and design methodologiesJournal of Electrical and Computer Engineering10.1155/2012/5094652012(2-2)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/509465
Farahnakian FEbrahimi MDaneshtalab MPlosila JLiljeberg P(2012)Optimized Q-learning model for distributing traffic in on-Chip NetworksProceedings of the 2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)10.1109/NESEA.2012.6474016(1-8)Online publication date: 13-Dec-2012
https://dl.acm.org/doi/10.1109/NESEA.2012.6474016
Chen SLan YTsai WHu YChen SLan YTsai WHu Y(2011)PreliminariesReconfigurable Networks-on-Chip10.1007/978-1-4419-9341-0_2(15-31)Online publication date: 15-Dec-2011
https://doi.org/10.1007/978-1-4419-9341-0_2
Show More Cited By

Index Terms

Ant colony based routing architecture for minimizing hot spots in NOCs
1. Computing methodologies
  1. Artificial intelligence
    1. Distributed artificial intelligence

Recommendations

Deadlock free routing algorithm for minimizing congestion in a Hamiltonian connected recursive 3D-NoCs

Network on Chip (NoC) has been proposed as a solution for addressing the challenges in System on Chip (SoC) design. Designing a topology and its routing schemes are vital problems in a NoC. One of the major challenges that designers face today in 3D ...
Centralized Adaptive Routing for NoCs

As the number of applications and programmable units in CMPs and MPSoCs increases, the Network-on-Chip (NoC) encounters diverse and time dependent traffic loads. This trend motivates the introduction of NoC load-balanced, adaptive routing mechanisms ...
Logic-Based Distributed Routing for NoCs

The design of scalable and reliable interconnection networks for multicore chips (NoCs) introduces new design constraints like power consumption, area, and ultra low latencies. Although 2D meshes are usually proposed for NoCs, heterogeneous cores, ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems design

August 2006

248 pages

ISBN:1595934790

DOI:10.1145/1150343

General Chair:
Claudionor Coelho
Universidade de Minas Gerais, Brazil
,
Program Chairs:
Ricardo Jacobi
Universidade de Brasilia, Brazil
,
Juergen Becker
Universitaet Karlsruhe (TH), Germany

Copyright © 2006 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 August 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SBCCI06

Sponsor:

SBCCI06: 19th Symposium on Integrated Circuits and System Design

August 28 - September 1, 2006

MG, Ouro Preto, Brazil

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
503
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Tsai WLan YHu YChen S(2012)Networks on chips: structure and design methodologiesJournal of Electrical and Computer Engineering10.1155/2012/5094652012(2-2)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/509465
Farahnakian FEbrahimi MDaneshtalab MPlosila JLiljeberg P(2012)Optimized Q-learning model for distributing traffic in on-Chip NetworksProceedings of the 2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)10.1109/NESEA.2012.6474016(1-8)Online publication date: 13-Dec-2012
https://dl.acm.org/doi/10.1109/NESEA.2012.6474016
Chen SLan YTsai WHu YChen SLan YTsai WHu Y(2011)PreliminariesReconfigurable Networks-on-Chip10.1007/978-1-4419-9341-0_2(15-31)Online publication date: 15-Dec-2011
https://doi.org/10.1007/978-1-4419-9341-0_2
Ying-Cherng Lan Chen MSu AYu-Hen Hu Sao-Jie Chen (2008)Fluidity concept for NoC: A congestion avoidance and relief routing scheme2008 IEEE International SOC Conference10.1109/SOCC.2008.4641481(65-70)Online publication date: Sep-2008
https://doi.org/10.1109/SOCC.2008.4641481
Lan YChen MSu AHu YChen S(2008)Flow Maximization for NoC Routing AlgorithmsProceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2008.52(335-340)Online publication date: 7-Apr-2008
https://dl.acm.org/doi/10.1109/ISVLSI.2008.52

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten