Leomar S. da Rosa Junior
Sachin S. Sapatnekar
André I. Reis
ABSTRACT
In this paper, we describe different ways to derive transistor networks from BDDs. The use of disjoint pull-up (composed of PMOS transistors) and pull-down (composed of NMOS transistors) planes allows simplifications that result in shorter pull-up and pull-down transistor stacks. The reduced length of transistor stacks leads to the fastest implementation among the six different strategies evaluated to generate transistor networks from BDDs. Delay and area results are presented showing the impact of the proposed strategy.
- C.Yang and M.Ciesielski. BDS: a BDD-based logic optimization system. IEEE Transactions on CAD, Volume 21, Issue 7, July 2002 Page(s):866--876. Google Scholar
Digital Library
- P. Buch, A. Narayan, A.R. Newton and A. Sangiovanni-Vincentelli. Logic synthesis for large pass transistor circuits. ICCAD 1997. Pages:663--670. Google ScholarDigital Library
- C. Scholl and B. Becker. On the generation of multiplexer circuits for pass transistor logic. DATE 2000. Pp:372--378. Google ScholarDigital Library
- P. Lindgren, M. Kerttu, M. Thornton and R. Drechsler. Low power optimization technique for BDD mapped circuits. ASP-DAC 2001. Pages:615--621. Google ScholarDigital Library
- R.S. Shelar and S.S. Sapatnekar. An efficient algorithm for low power pass transistor logic synthesis. ASP-DAC 2002. Pages:87--92. Google ScholarDigital Library
- M. Avci and T. Yildirim. General design method for complementary pass transistor logic circuits. Electronics Letters, Vol.: 39 , Number: 1 , 9 Jan. 2003. Pages:46--48.Google Scholar
- R.S. Shelar and S. Sapatnekar. BDD decomposition for delay oriented pass transistor logic synthesis. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 13, Issue 8, Aug. 2005 Page(s):957--970. Google ScholarDigital Library
- A.I. Reis, M. Robert, D. Auvergne and R. Reis. Associating CMOS transistors with BDD arcs for technology mapping. Electronics Letters, v. 31, n. 14, p. 1118--1120, 1995.Google Scholar
- S. Gavrilov, A. Glebov, S. Pullela, S.C. Moore, A. Dharchoudhury, R. Panda, G. Vijayan and D.T. Blaauw. Library-less synthesis for static CMOS combinational logic circuits. ICCAD 1997. Pages:658--662. Google ScholarDigital Library
- C. L. Liu and J. A. Abraham. Transistor level synthesis for static CMOS combinational circuits. VLSI, 1999. Proceedings of the Ninth Great Lakes Symposium. Page(s): 172--175. Google ScholarDigital Library
- S. Gavrilov and A. Glebiy. BDD based circuit level structural optimization for digital CMOS. Proceedings of MALOPD 1999. Pages: 45--49.Google Scholar
- M. Kanecko and J. Tian. Concurrent cell generation and mapping for CMOS logic circuits. ASPDAC97. Pp. 247--52.Google Scholar
- R.E.B. Poli, F.R. Schneider, R.P. Ribas and A.I. Reis. Unified theory to build cell-level transistor networks from BDDs. SBCCI 2003. Pages: 199--204. Google ScholarDigital Library
Index Terms
- Fast disjoint transistor networks from BDDs
Recommendations
A comparative study of CMOS gates with minimum transistor stacks
SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems designThe performance of CMOS gates is strongly dependent on the number of transistors in series in both pull-up PMOS and pull-down NMOS networks. In this paper, two approaches presenting the minimum number of stacked devices are compared, using conventional ...
Modeling and estimating leakage current in series-parallel CMOS networks
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIThis paper reviews the modeling of subthreshold leakage current and proposes an improved model for general series-parallel CMOS networks. The presence of on-switches in off-networks, ignored by previous works, is considered in static current analysis. ...
Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms
GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSIThis paper proposes a new method to estimate static power dissipation in digital circuits by evaluating simultaneously subthreshold and gate oxide leakage currents. The estimation method is performed over logic cells, including CMOS complex gates with ...
Comments