Stephan Henzler
ABSTRACT
A CMOS divider concept without static power consumption, except leakage power, is proposed. The circuit divides an input signal by two and generates four phases with highly accurate phase skew of $90$ degrees. In a 90nm low-power CMOS technology, the maximum operation frequency is 11.6 GHz for a supply voltage of 1.5V slow process and worst case operation parameters. Higher frequencies can be achieved by a hybrid approach where the signal is first divided by a factor of two in a single CML stage and then by the proposed circuit by another factor of two for the generation of the four phases. The divider is applied to dual modulus pre-scalers and IQ receivers. A variant of the circuit contains an intrinsic phase-rotator, so the power consumption of the pre-scaler is not only reduced due to the logic style but also by a simplified architecture of the overall pre-scaler.
- Jan Craninckx and Michiel S. J. Steyaert. A 1.75-GHz/3-V Dual Modulus Divide-by-128/129 Pre-Scaler in 0.7-um CMOS. Journal of Solid State Circuits, Vol. 31, No. 7, 890--897, Jul. 1996.Google Scholar
Cross Ref
- Chun-Lung Hsu and Wu-Hung Lu. Glitch-Free Single-Phase D-FF for Dual-Modulus Prescaler. Conference on ASIC, 711--714, Oct. 2003.Google Scholar
- Herbert Knapp, Wilhelm Wilhelm, Mira Rest and Hans-Peter Trost. A 3.8-mW 2.5GHz Dual Modulus Pre-Scaler in 0.8um Silicon Bipolar Technology. International Symposium on Lower Power Electronics and Design, 23--20, Aug. 1998. Google ScholarDigital Library
- Patrik Larsson. High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler. Journal of Solid State Circuits, Vol. 31, No. 5, 744--748, May 1996.Google ScholarCross Ref
- Masataka Matsui, Hiroyuki Hara, Yoshiharu Uetani, Lee-Sup Kim, Tetsu Nagamatsu, Yoshinori Watanabe, Akihiko Chiba, Kouji Matsuda and Takayasu Sakurai. A 200MHz 13mm2 2-D DCT Macrocell Using Sense Amplifying Pipeline Flip-Flop Scheme. Journal of Solid State Circuits, Vol. 29, No. 12, 1482--1490, Dec. 1994.Google Scholar
- Ram Singh Rana. Dual-Modulus 127/128 FOM Enhanced Prescaler Design in 0.35-um CMOS Technology. Journal of Solid State Circuits, Vol. 40, No. 8, 1662--1670, Aug. 2005.Google ScholarCross Ref
- Soares J. Navarro and W. A. M. Van Noije. A 1.6-GHz Dual Modulus Pre-scaler Using Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC). Journal of Solid State Circuits, Vol. 34, No. 1, 97--102, Jan 1999.Google ScholarCross Ref
- Marc Tiebout. A 480uW 2GHz Ultra Low Power Dual-Modulus Pre-Scaler in 0.25um Standard CMOS. International Symposium on Circuits and Systems, 741--744, May 2003.Google Scholar
- Marc Tiebout, Christoph Sandner, Hans-Dieter Wohlmuth, Nicola Da Dalt and Edwin Thaller. A Fully Integrated 13GHz Delta Sigma Fractional-N PLL in 0.13um CMOS. International Solid State Circuits Conference, 386--387, Feb. 2004.Google Scholar
- Hans-Dieter Wohlmuth and Daniel Kehrer. A 15GHz 256/257 Dual-Modulus Pre-Scaler in 120nm CMOS. European Solid State Circuits Conference, 77--80, Sept. 2003.Google Scholar
- Ching-Yuan Yang, Guang-Kaai Dehng, June-Ming Hsu and Shen-Iuan Liu. New Dynamic Flip-Flops for High-Speed Dual-Modulus Pre-scaler. Journal of Solid State Circuits, Vol. 33, No. 10, 1568--1571, Oct. 1998.Google ScholarCross Ref
- X. P. Yu, M. A. Do, J. G. Ma, K. S. Yeo, R. Wu and G. Q. Yan. Low Power High-Speed CMOS Dual-Modulus Pre-Scaler Design with Imbalanced Phase-Switching Technique. Proceedings on Circuits, Devices and Systems, Vol. 152, No. 2, 127--132, Apr. 2005.Google ScholarCross Ref
- Jiren Yuan and Christer Svensson. High-Speed CMOS Circuit Technique. Journal of Solid State Circuits, Vol. 24, No. 1, 62--70, Feb 1989.Google Scholar
Index Terms
- High-speed low-power frequency divider with intrinsic phase rotator
Recommendations
Design and application of power optimized high-speed CMOS frequency dividers
Frequencies in the gigahertz range translate switching activity and internal node capacitance quickly to high power values. Therefore, the power optimized design of high-speed CMOS logic-based frequency dividers is sensitive to circuit partitioning and ...
Integrated High Speed Current-Mode Frequency Divider with Inductive Peaking Structure
EMS '14: Proceedings of the 2014 European Modelling SymposiumIn this paper, a high performance current mode logic (CML) frequency divider is introduced in an integrated CMOS phase-locked loop (PLL). Inductive peaking structure and cascode circuit are applied in the CML frequency divider to obtain the broad-band ...
A novel pulse swallow based frequency divider circuit for a phase-locked loops
A new and unique frequency divider circuit has been proposed for this work. In this paper, we have implemented a $$\varDelta \varSigma$$ΔΣ fractional-N PLL using a proposed pulse swallow based frequency divider and a programmable prescaler divider ...
Comments