Article

Creation and utilization of a virtual platform for embedded software optimization:: an industrial case study

Authors:

Jaehyung Hwang,

Kyu-Myung Choi,

Jeong-Taek Kong,

SooKwan EoAuthors Info & Claims

CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis

Pages 235 - 240

https://doi.org/10.1145/1176254.1176311

Published: 22 October 2006 Publication History

Abstract

Virtual platform (ViP), or ESL (Electronic System Level) simulation model, is one of the most widely renowned system level design techniques. In this paper, we present a case study of creating and applying the ViP in the development of a new hard disk system called Hybrid-HDD that is one of the main features in the Windows VISTA (R). First, we summarize how we developed the ViP including the levels of timing accuracy of models, automatic generation of models from RTL code, external subsystem models, etc. Then, we explain how we exploited the ViP in software optimization. Compared with the conventional flow of software development, e.g. based on the real board, the ViP gives a better profiling capability thereby allowing designers to find more chances of code optimization. Based on the simulation and analysis with the ViP, the software optimization could improve system performance by more than 50%. However, in our case study, we found that the current ViP technique needs further improvements to become a true ESL design technique.

References

[1]

"System-Level IC Design Accelerates SoC Delivery", Nikkei Electronics ASIA, Feb. 2005.

[2]

SystemC White Paper, http://www.systemc.org

[3]

A. Haverinen, et al., "SystemC based SoC Communication Modeling for the OCP protocol", http://www.ocpip.org/, Oct. 2002.

[4]

ARM-ESL SocDesigner, http://www.arm.com

[5]

ConvergenSC, http://www.coware.com

[6]

Magillem, http://www.prosilo.com/products/magillem

[7]

Cocentric System Studio, http://www.synopsys.com/products/ cocentric_studio

[8]

J. A. Colgan, et al., Advancing Transaction Level Modeling (TLM): Linking the OSCI and OCP-IP Worlds at Transaction Level, http://www.opensystems-publishing.com/whitepapers

[9]

Real Time System Model, http://www.arm.com/products/DevTools/RealTimeSystem Model1176.html

[10]

Platform development kits, http://www.virtio.com

[11]

CoFluent Studio, http://www.cofluentdesign.com

[12]

J. A. Rawson, "Hardware/Software Co-Simulation", Proc. Design Automation Conference, pp. 439--440, 1994.

Digital Library

[13]

R. Klein, "Miami: a hardware software co-simulation environment", Proc. International Workshop on Rapid System Prototyping, 1996.

Digital Library

[14]

A. Nohl, et al., "A universal technique for fast and flexible instruction-set architecture simulation", Proc. Design Automation Conference, 2002.

Digital Library

[15]

S. Yoo, et al., "Building Fast and Accurate SW Simulation Models based on SoC Hardware Abstraction Layer and Simulation Environment Abstraction Layer", Proc. Design Automation and Test in Europe, 2003.

Digital Library

[16]

L. Séméria, A. Ghosh, "Methodology for Hardware/Software Co-verification in C/C++," Proc. Asia and South Pacific Design Automation Conference, pp. 405--408, Jan. 2000.

Digital Library

[17]

M. Bradley, K. Xie, "Hardware/Software Co-Verification with RTOS Application Code", http://www.techonline.com/community/tech_tipic/21082

[18]

M. Hassan, et al., "RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC", Proc. DATE, March 2005.

Digital Library

[19]

R. Siegmund, D. Müller, "SystemCSV: An Extension of SystemC for Mixed Multi-Level Communication Modeling and Interface-Based System Design", Proc. DATE, 2001.

Digital Library

[20]

Microsoft, WinHEC 2005 Conference Tracks, http://www.microsoft.com

[21]

Samsung, OneNAND product information, http://www.samsung.com

[22]

Tenison, vtoc product information, http://www.tenison.com

[23]

H.Jang, et al., "High-level system modeling and architecture exploration with SystemC on a network SoC: S3C2510 case study", Proc. DATE, March 2004.

Digital Library

[24]

S.Brini, et al., "A flexible virtual platform for computational and communication architecture exploration of DMT VDSL modems", Proc. DATE, March 2003.

Digital Library

[25]

G. Hadjiyiannis, et al., "A methodology for accurate performance evaluation in architecture exploration", Proc. DAC, June 1999

Digital Library

[26]

S. Pasricha, et al., "Using TLM for exploring bus-based SoC communication architectures", Proc. ASAP, July 2005

Digital Library

[27]

MMAV, http://www.denali.com/products_mmav.html

[28]

Carbon, http://www.carbondesigns.com

[29]

Virtual Platform Designer, http://www.coware.com

Cited By

Kabir MRay S(2023)Virtual Prototyping for Modern Internet-of-Things Applications: A SurveyIEEE Access10.1109/ACCESS.2023.326249911(31384-31398)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3262499
Herdt VGroße DDrechsler RHerdt VGroße DDrechsler R(2023)EinführungVerbessertes virtuelles Prototyping10.1007/978-3-031-18174-0_1(1-10)Online publication date: 1-Jan-2023
https://doi.org/10.1007/978-3-031-18174-0_1
Schirner GGerstlauer ADömer R(2017)SCE: System-on-Chip EnvironmentHandbook of Hardware/Software Codesign10.1007/978-94-017-7358-4_31-1(1-32)Online publication date: 10-Apr-2017
https://doi.org/10.1007/978-94-017-7358-4_31-1
Show More Cited By

Index Terms

Creation and utilization of a virtual platform for embedded software optimization:: an industrial case study
1. Hardware
  1. Hardware validation

Recommendations

Software optimization for embedded communication system
ICOIN '13: Proceedings of the 2013 International Conference on Information Networking (ICOIN)

This paper presents general software optimization techniques to improve software performance and energy consumption in embedded systems. Software optimization can be categorized into three levels: algorithmic, source code-level. Then these techniques ...
Complex library mapping for embedded software using symbolic algebra
DAC '02: Proceedings of the 39th annual Design Automation Conference

Embedded software designers often use libraries that have been pre-optimized for a given processor to achieve higher code quality. However, using such libraries in legacy code optimization is nontrivial and typically requires manual intervention. This ...
Why the virtual nature of software makes it ideal for search based optimization
FASE'10: Proceedings of the 13th international conference on Fundamental Approaches to Software Engineering

This paper provides a motivation for the application of search based optimization to Software Engineering, an area that has come to be known as Search Based Software Engineering (SBSE). SBSE techniques have already been applied to many problems ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis

October 2006

328 pages

ISBN:1595933700

DOI:10.1145/1176254

General Chair:
Reinaldo Bergamaschi
IBM T. J. Watson Research Center, USA
,
Program Chair:
Kiyoung Choi
Seoul National University, Korea

Copyright © 2006 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 October 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ESWEEK06

Sponsor:

ESWEEK06: Second Embedded Systems Week 2006

October 22 - 25, 2006

Seoul, Korea

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
396
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)1

Reflects downloads up to 25 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kabir MRay S(2023)Virtual Prototyping for Modern Internet-of-Things Applications: A SurveyIEEE Access10.1109/ACCESS.2023.326249911(31384-31398)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3262499
Herdt VGroße DDrechsler RHerdt VGroße DDrechsler R(2023)EinführungVerbessertes virtuelles Prototyping10.1007/978-3-031-18174-0_1(1-10)Online publication date: 1-Jan-2023
https://doi.org/10.1007/978-3-031-18174-0_1
Schirner GGerstlauer ADömer R(2017)SCE: System-on-Chip EnvironmentHandbook of Hardware/Software Codesign10.1007/978-94-017-7358-4_31-1(1-32)Online publication date: 10-Apr-2017
https://doi.org/10.1007/978-94-017-7358-4_31-1
Schirner GGerstlauer ADömer R(2017)SCE: System-on-Chip EnvironmentHandbook of Hardware/Software Codesign10.1007/978-94-017-7267-9_31(1019-1050)Online publication date: 27-Sep-2017
https://doi.org/10.1007/978-94-017-7267-9_31
Zuolo LZambelli CMicheloni ROlivo P(2017)SSDExplorer: A Virtual Platform for SSD SimulationsSolid-State-Drives (SSDs) Modeling10.1007/978-3-319-51735-3_3(41-65)Online publication date: 29-Mar-2017
https://doi.org/10.1007/978-3-319-51735-3_3
Zuolo LZambelli CMicheloni RIndaco MDi Carlo SPrinetto PBertozzi DOlivo P(2015)SSDExplorer: A Virtual Platform for Performance/Reliability-Oriented Fine-Grained Design Space Exploration of Solid State DrivesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.242283434:10(1627-1638)Online publication date: 1-Oct-2015
https://dl.acm.org/doi/10.1109/TCAD.2015.2422834
Nouacer RDjemal MNiar SMouchard GRapin NGallois JFiani PChastrette FAdriano TMacEachen B(2015)Enhanced Quality Using Intensive Test and Analysis on SimulatorsProceedings of the 2015 Euromicro Conference on Digital System Design10.1109/DSD.2015.17(152-157)Online publication date: 26-Aug-2015
https://dl.acm.org/doi/10.1109/DSD.2015.17
Tu ZMendoza FValentina R(2014)Power profiling of autonomous industrial instruments based on virtual prototypingProceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA)10.1109/ETFA.2014.7005138(1-6)Online publication date: Sep-2014
https://doi.org/10.1109/ETFA.2014.7005138
Valentina RRuppert MNenninger PMendoza F(2013)Human machine interface for Virtual Prototyping of Industrial Instruments2013 11th IEEE International Conference on Industrial Informatics (INDIN)10.1109/INDIN.2013.6622894(270-275)Online publication date: Jul-2013
https://doi.org/10.1109/INDIN.2013.6622894
Hong SOguntebi TCasper JBronson NKozyrakis COlukotun KJerraya ACarloni LChang NFummi F(2012)A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardwareProceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/2380445.2380524(513-520)Online publication date: 7-Oct-2012
https://dl.acm.org/doi/10.1145/2380445.2380524
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten