A. Papanikolaou
ABSTRACT
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing violations. Conventional yield models do not allow to accurately analyze this, at least not at the system level. In this paper we propose a technique to estimate this system level yield loss for a number of alternative memory organization implementations. This can aid the designer into making educated trade-offs at the architecture level between energy consumption and parametric timing yield by using memories from different available libraries with different energy/performance characteristics considering the impact of manufacturing variations. The accuracy of this technique is very high, an average error of less than 1% is reported, which enables an early exploration of the available options.
- A. Srivastava et al, "Concurrent Sizing, Vdd and Vth Assignment for low power design", DATE, 2004. Google Scholar
Digital Library
- T. Austin et al., "Making typical silicon matter with Razor", IEEE Computer, March 2004 Google ScholarDigital Library
- S. Borkar, "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation", IEEE Micro, Nov 2005. Google ScholarDigital Library
- C. Viswewariah, "Death, taxes and failing chips", DAC, 2003. Google ScholarDigital Library
- A. Papanikolaou et al., "A System-Level Methodology for Fully Compensating Process Variability Impact of Memory Organizations in Periodic Applications", CODES+ISSS, 2005. Google ScholarDigital Library
- P. Gupta, A. Kahng, "Manufacturing-aware physical design", ICCAD, 2003. Google ScholarDigital Library
- A. Papoulis, "The Fourier integral and its applications", McGraw-Hill, 1962.Google Scholar
- C. Genest, A.C. Favre, "Everything you always wanted to know about copula modeling but were afraid to ask",Journal of Hydrologic Engineering, 11, 2006Google Scholar
- Y. Cao et al, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design", CICC, 2000.Google Scholar
- A. Sriristava et al. "Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", DAC, 2005. Google ScholarDigital Library
- A. Srivastava et al, "Statistical optimization of leakage power considering process variations using dual-Vth and sizing", DAC, 2004. Google ScholarDigital Library
- M. Mani et al., "An efficient algorithm for statistical minimization of total power under timing yield constraints", DAC, 2005. Google ScholarDigital Library
- International Technology Roadmap for Semiconductors, 2005 edition, http://public.itrs.netGoogle Scholar
- H. Wang et al., "Variable Tapered Pareto Buffer Design and Implementation Techniques Allowing Run-Time Configuration for Low Power Embedded SRAMs", IEEE Trans. on VLSI, Oct. 2005 Google ScholarDigital Library
- H.Wang et al., "Impact of deep submicron (DSM) process variation effects in SRAM design", DATE, 2005.Google Scholar
- A. Agarwal et al., "Process variation in embedded memories: failure analysis and variation aware architecture" IEEE Journal of Solid-State Circuits, Sept. 2005.Google Scholar
- C. Visweswariah, "Statistical Timing of Digital Integrated Circuits", Microprocessor Circuit Design Forum at ISSCC 2004.Google Scholar
- F. Catthoor et al., Custom memory management methodology exploration of memory organization for embedded multimedia system design, Kluwer, June 1998. Google ScholarDigital Library
- J. Yang et al., L. Capodieci, and D. Sylvester, "Advanced timing analysis based on post-OPC extraction of critical dimensions" DAC, 2005. Google ScholarDigital Library
- PDF Solutions Inc. http://www.pdf.com/Google Scholar
- K. Patel et al., "Synthesis of partitioned shared memory architectures for energy-sufficient multi-processor SoC" DATE, 2004. Google ScholarDigital Library
- Artisan Memories http://www.artisan.com/Google Scholar
- Virage Logic http://www.viragelogic.com/Google Scholar
- L.Benini et al, "System-level power optimization techniques and tools", ACM Trans. on Design Automation for Embedded Systems, April 2000. Google ScholarDigital Library
- Mathematica http://www.wolfram.com/Google Scholar
Index Terms
- Yield prediction for architecture exploration in nanometer technology nodes:: a model and case study for memory organizations
Recommendations
Analytical yield prediction considering leakage/performance correlation
In addition to traditional constraints on frequency, leakage current has emerged as a stringent constraint in modern processor designs. Since leakage current exhibits a strong inverse correlation with circuit delay, effective parametric yield prediction ...
Prospect of ballistic CNFET in high performance applications: Modeling and analysis
With the advent of carbon nanotube technology, evaluating circuit and system performance using these devices is becoming extremely important. In this article, we present a quasi-analytical device model for intrinsic ballistic CNFET, which can be used in ...
Parametric yield estimation considering leakage variability
DAC '04: Proceedings of the 41st annual Design Automation ConferenceLeakage current has become a stringent constraint in modern processor designs in addition to traditional constraints on frequency. Since leakage current exhibits a strong inverse correlation with circuit delay, effective parametric yield prediction must ...
Comments