ABSTRACT
An optimized linear skewing interleave scheme for on-chip multi-access memory systems is proposed in this paper. The proposed scheme can support simultaneous access of multiple subarray types of data elements in a 2-D data space with modulo addressing. 2pq (pq is the number of data elements in a subarray) memory modules are used without redundancy to save the on-chip memory. It uses linear skewing in the horizontal direction and uses nonlinear skewing in the vertical direction. Fast implementation method for the proposed scheme is also described. Results show that compared to previous linear skewing schemes, the proposed scheme can reduce 13.6%, on average, of the on-chip memory for cases of pq = 4 or 8 and reduce 35.5%, on average, of the external memory bandwidth for benchmark of motion estimation due to modulo addressing.
- J.K. Tanskanen, T. Sihvo, and J. Niittylahti, "Byte and modulo addressable parallel memory architecture for video coding," IEEE Trans. Circuits Syst. Video Technol., vol. 14, no. 11, pp. 1270--1276, Nov. 2004. Google ScholarDigital Library
- K. Batcher, "The Multidimensional Access Memory in STARAN," IEEE Trans. Computers, vol. 26, no. 1, pp. 174--177, Jan. 1977.Google ScholarDigital Library
- J. Frailong, W. Jalby, and J. Lenfant, "XOR-Schemes: A Flexible Data Organization in Parallel Memories," Proc. Int'l Conf. Parallel Processing, pp. 276--283, St. Charles, IL, Aug. 1985.Google Scholar
- D.T. Harper III, "A Multiaccess Frame Buffer Architecture," IEEE Trans. Computers, vol. 43, pp. 618--622, May 1994. Google ScholarDigital Library
- P. Budnik and D.J. Kuck, "The Organization and Use of Parallel Memories," IEEE Trans. Computers, vol. 20, no. 12, pp. 1566--1569, Dec. 1971.Google ScholarDigital Library
- D.H. Lawrie and C.R. Vora, "The Prime Memory System for Array Access," IEEE Trans. Computers, vol. 31, no. 5, pp. 435--442, May 1982.Google ScholarDigital Library
- J.W. Park, "An Efficient Buffer Memory System for Subarray Access," IEEE Trans. Parallel and Distributed Systems, vol. 12, no. 3, pp. 316--335, Mar. 2001. Google ScholarDigital Library
- J.W. Park, "Multiaccess Memory System for Attached SIMD Computer," IEEE Trans. on Computers. vol. 53, no. 4, pp.439--452. April 2004. Google ScholarDigital Library
- T. Austin, E. Larson, and D. Ernst. "SimpleScalar: An Infrastructure for Computer System Modeling," IEEE Computer, vol. 35, no. 2, pp. 59--67, Feb, 2002. Google ScholarDigital Library
- X. Yi, J. Zhang, N. Ling, and W. Shang, "Improved and. simplified fast motion estimation for JM," Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG 16th Meeting. Poznan, Poland, July, 2005.Google Scholar
Index Terms
- An optimized linear skewing interleave scheme for on-chip multi-access memory systems
Recommendations
An Enhanced Memory Address Mapping Scheme for Improved Memory Access Performance of 2-D DWT Processing Systems
AbstractThe implementation of the memory for storing image and transform coefficients in 2-D DWT processing systems using the more cost-effective external memory module such as DDR DRAM is shown to suffer from effective memory bandwidth which is ...
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and SystemsPhase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...
NCRedis: An NVM-Optimized Redis with Memory Caching
Database and Expert Systems ApplicationsAbstractNon-volatile memory (NVM) has byte-addressability and data-durability. Redis, a popular in-memory kv-store system, can persist data when replacing DRAM with NVM. However, to implement NVM Redis, we need to use general NVM allocators to obtain NVM ...
Comments