skip to main content
10.1145/1228784.1228793acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

An optimized linear skewing interleave scheme for on-chip multi-access memory systems

Published:11 March 2007Publication History

ABSTRACT

An optimized linear skewing interleave scheme for on-chip multi-access memory systems is proposed in this paper. The proposed scheme can support simultaneous access of multiple subarray types of data elements in a 2-D data space with modulo addressing. 2pq (pq is the number of data elements in a subarray) memory modules are used without redundancy to save the on-chip memory. It uses linear skewing in the horizontal direction and uses nonlinear skewing in the vertical direction. Fast implementation method for the proposed scheme is also described. Results show that compared to previous linear skewing schemes, the proposed scheme can reduce 13.6%, on average, of the on-chip memory for cases of pq = 4 or 8 and reduce 35.5%, on average, of the external memory bandwidth for benchmark of motion estimation due to modulo addressing.

References

  1. J.K. Tanskanen, T. Sihvo, and J. Niittylahti, "Byte and modulo addressable parallel memory architecture for video coding," IEEE Trans. Circuits Syst. Video Technol., vol. 14, no. 11, pp. 1270--1276, Nov. 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. K. Batcher, "The Multidimensional Access Memory in STARAN," IEEE Trans. Computers, vol. 26, no. 1, pp. 174--177, Jan. 1977.Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. J. Frailong, W. Jalby, and J. Lenfant, "XOR-Schemes: A Flexible Data Organization in Parallel Memories," Proc. Int'l Conf. Parallel Processing, pp. 276--283, St. Charles, IL, Aug. 1985.Google ScholarGoogle Scholar
  4. D.T. Harper III, "A Multiaccess Frame Buffer Architecture," IEEE Trans. Computers, vol. 43, pp. 618--622, May 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. P. Budnik and D.J. Kuck, "The Organization and Use of Parallel Memories," IEEE Trans. Computers, vol. 20, no. 12, pp. 1566--1569, Dec. 1971.Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. D.H. Lawrie and C.R. Vora, "The Prime Memory System for Array Access," IEEE Trans. Computers, vol. 31, no. 5, pp. 435--442, May 1982.Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. J.W. Park, "An Efficient Buffer Memory System for Subarray Access," IEEE Trans. Parallel and Distributed Systems, vol. 12, no. 3, pp. 316--335, Mar. 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. J.W. Park, "Multiaccess Memory System for Attached SIMD Computer," IEEE Trans. on Computers. vol. 53, no. 4, pp.439--452. April 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. T. Austin, E. Larson, and D. Ernst. "SimpleScalar: An Infrastructure for Computer System Modeling," IEEE Computer, vol. 35, no. 2, pp. 59--67, Feb, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. X. Yi, J. Zhang, N. Ling, and W. Shang, "Improved and. simplified fast motion estimation for JM," Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG 16th Meeting. Poznan, Poland, July, 2005.Google ScholarGoogle Scholar

Index Terms

  1. An optimized linear skewing interleave scheme for on-chip multi-access memory systems

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI
      March 2007
      626 pages
      ISBN:9781595936059
      DOI:10.1145/1228784

      Copyright © 2007 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 11 March 2007

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • Article

      Acceptance Rates

      Overall Acceptance Rate312of1,156submissions,27%

      Upcoming Conference

      GLSVLSI '24
      Great Lakes Symposium on VLSI 2024
      June 12 - 14, 2024
      Clearwater , FL , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader