Zhentao Yu
ABSTRACT
This paper presents a circuit optimization technique called skewspreading. Given an edge-triggered sequential circuit, skew spreadingderives the required clock arrival times for all registers so that theskews are distributed evenly in a preselected time window without changing the operating frequency of the circuit. Skew spreading is ideal for peak current reduction, since it distributes clock activities and the ensuing signal activities widely in time. We have developed a skew spreading algorithm and applied it to a suite of benchmark circuits. Simulation results demonstrate that the variance of the resulting skew from the uniform distribution can be reduced to 4% on the average. In comparison to other gate-level peak current reduction techniques, our scheme achieves an average improvement of 17% with a speedup of up to 13.9 times.
- R. B. Deokar and S. S. Sapatnekar. A graph-theoretic approach to clock skew optimization. In Proc. Inter. Symp. on Circuits and Systems, pages 407--410, May 1994.Google Scholar
Cross Ref
- J. P. Fishburn. Clock skew optimization. IEEE Trans. on Computers, 39(7):945--951, July 1990. Google ScholarDigital Library
- I. S. Kourtev and E. G. Friedman. Clock skew scheduling for improved reliability via quadratic programming. In IEEE International Conf. on CAD, Nov. 1999. Google ScholarDigital Library
- W. D. Lam, C.-K. Koh, and C.-W. A. Tsao. Clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy. In Inter. Symp. on Quality Electronic Design, 2003. Google ScholarDigital Library
- A. Mukherjee and R. Sankaranarayan. Retiming and clock scheduling to minimize simultaneous switching. In IEEE SOC Conference, Sept. 2004.Google ScholarCross Ref
- J. L. Neves and E. G. Friedman. Optimal clock skew scheduling tolerant to process variations. In Design Automation Conf., June 1996. Google ScholarDigital Library
- P. Vuillod, L. Benini, A. Bogliolo, and G. D. Micheli. Clock skew optimization for peak current reduction. In Inter. Symp. on Low Power Electronics and Design, Aug. 1996. Google ScholarDigital Library
Index Terms
- Skew spreading for peak current reduction
Recommendations
Integrated placement and skew optimization for rotary clocking
The clock distribution network is a key component of any synchronous VLSI design. High power dissipation and pressure volume temperature-induced variations in clock skew have started playing an increasingly important role in limiting the performance of ...
Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew
An integrated top-down design methodology is presented in this brief for synthesizing high performance clock distribution networks based on application dependent localized clock skew. The methodology is divided into four phases: (1) determining an ...
Delay insertion method in clock skew scheduling
ISPD '05: Proceedings of the 2005 international symposium on Physical designThis paper describes a delay insertion method that improves the efficiency of clock skew scheduling. Clock skew scheduling is performed on synchronous circuits in order to improve the performance of a circuit; most often by permitting the circuit to ...
Comments