ABSTRACT
Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for power consumption reduction. The underlying idea behind MSV is the trade-off between power saving and performance. In this paper, we present an effective voltage assignment technique based on dynamic programming. Given a netlist without reconvergent fanouts, the dynamic programming can guarantee an optimal solution for the voltage assignment. We then generate a level shifter for each net that connects two blocks in different voltage domains, and perform power-network aware floorplanning for the MSV design. Experimental results show that our floorplanner is very effective in optimizing power consumption under timing constraints.
- Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, "B*-trees: A New Representation for Non-slicing Floorplans," Proc. DAC, pp. 458--463, 2000. Google ScholarDigital Library
- T.-C. Chen and Y.-W. Chang, "Modern Floorplanning Based on Fast Simulated Annealing," Proc. ISPD, pp. 104--112, April 2005. Google ScholarDigital Library
- K. Chaudhary and M. Pedram, "Computing the Area Versus Delay Trade-Off Curves in Technology Mapping," IEEE Trans. on Computer-Aided Design, vol. 14, Dec. 1995.Google ScholarDigital Library
- J. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages," Proc. ISLPED, pp. 157--162, 1996. Google ScholarDigital Library
- J. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages," IEEE Trans. on VLSI Systems, vol. 5, Dec 1997. Google ScholarDigital Library
- M.-C. Wu and Y.-W. Chang, "Placement with Alignment and Performance Constraint Using the B*-tree Representation," Proc. ICCD, pp.568--571, 2004. Google ScholarDigital Library
- A. B. Kahng, "Classical Floorplanning Harmful?" Proc. ISPD, pp. 207--213, April 2000. Google ScholarDigital Library
- Kirkpatrick, Gelatt, and Vecchi, "Optimization by Simulated Annealing," Science, May 1983.Google Scholar
- S. H. Kulkarni, A. N. Srivastava, and D. Sylvester, "A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems," Proc. ISLPED, pp. 200--205, 2004. Google ScholarDigital Library
- R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava, and S. Kulkarni, "Pushing ASIC Performance in a Power Envelope," Proc. DAC, pp.788--793, 2003. Google ScholarDigital Library
- K. Usami and M. Horowitz, "Clustered Voltage Scaling Technique for Low-Power Design," Proc. ISLPED, pp.3--8, 1995. Google ScholarDigital Library
- K. Usami, M. Igarashi, F. Minami, M. Ishikawa, M. Ichida, and K. Nogami, "Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor," IEEE Trans. on Solid-State Circuits, pp.463--472, 1998.Google ScholarCross Ref
- H. Wu, I. M. Liu, Martin D. F. Wong, and Y. Wang, "Post-Placement Voltage Island Generation Under Performance Requirement," Proc. ICCAD, pp.309--316, 2005. Google ScholarDigital Library
- Y.-J. Yeh and S.-Y. Kuo, "An Optimization-Based Low-Power Voltage Scaling Technique Using Multiple Supply Voltage," Proc. ISCAS, pp.535--538, 2001.Google Scholar
Index Terms
- Voltage island aware floorplanning for power and timing optimization
Recommendations
Voltage island-driven floorplanning
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided designEnergy efficiency has become one of the most important issues to be addressed in today's System-on-a-Chip (SoC) designs. One way to lower the power consumption is to reduce the supply voltage. Multi-supply voltage (MSV) is thus introduced to provide ...
Voltage-Island partitioning and floorplanning under timing constraints
Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for power consumption reduction. The underlying idea behind MSV is the tradeoff between power saving and ...
Power-Gating Aware Floorplanning
ISQED '07: Proceedings of the 8th International Symposium on Quality Electronic DesignPower-gating is a technique for efficiently reducing leakage power by shutting off the idle blocks. However, the presence of power-gating may also introduce negative effects, which are not considered in the earlier design stages. Ignoring those effects ...
Comments