skip to main content
10.1145/1242531.1242550acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
Article

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

Published: 07 May 2007 Publication History

Abstract

Energy-efficient microprocessor designs are one of the major concerns in both high performance and embedded processor domains. Furthermore, as process technology advances toward deep submicron, static power dissipation becomes a new challenge to address, especially for large on-chip array structures such as caches or prediction tables. Value prediction emerged in the recent past as a very effective way of increasing processor performance by overcoming data dependences. The more accurate the value predictor is the more performance is obtained, at the expense of becoming a source of power consumption and a thermal hot spot, and therefore increasing its leakage. Recent techniques, aimed at reducing the leakage power of array structures such as caches, either switch off (non-state preserving) or reduce the voltage level (state-preserving) of unused array portions.In this paper we propose the design of leakage-efficient value predictors by applying adaptive decay techniques in order to disable unused entries in the prediction tables. As value predictors are implemented as non-tagged structures an adaptive decay scheme has no way to precisely determine the induced miss-ratio due to prematurely decaying an entry. This paper explores adaptive decay strategies suited for the particularities of value predictors (Stride, DFCM and FCM) studying the tradeoffs for these prediction structures, that exhibit different pattern access behaviour than caches, in order to reduce their leakage energy efficiently compromising neither VP accuracy nor the speedup provided. Results show average leakage energy reductions of 52%, 70% and 80% for the Stride, DFCM and FCM value predictors of 20 KB respectively.

References

[1]
J.A. Butts and G. Sohi. "A static power model for architects". In Proc. of the 33rd Int. Symp. on Microarchitecture, 2000.
[2]
B. Calder, G. Reinman and D.M. Tullsen. "Selective Value Prediction". In Proc. of the 26th Int. Symp. on Computer Architecture, May 1999.
[3]
J.M. Cebrián, J.L. Aragón and J.M. García. "Leakage Energy Reduction in Value Predictors through Static Decay". In Proc. of the Int. Workshop on High-Performance, Power-Aware Computing HP-PAC'07 (in conjunction with IPDPS'07), March 2007.
[4]
K. Flautner et al. "Drowsy Caches: Simple Techniques for Reducing Leakage Power". In Proc. of the 29th Int. Symp. on Computer Architecture, 2002.
[5]
M.J. Flynn and P. Hung. "Microprocessor Design Issues: Thoughts on the Road Ahead". IEEE Micro, vol. 25, no. 3, pp. 16--31, May/Jun, 2005.
[6]
F. Gabbay and A. Mendelson. "Speculative execution based on value prediction". Technical Report 1080, Technion -- Israel Institute of Technology, 1997.
[7]
B. Goeman, H. Vandierendonck and K. de Bosschere. "Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency". In Proc. of the 7th Int. Symp. on High-Performance Comp. Architecture, 2001.
[8]
Z. Hu et al. "Applying Decay Strategies to Branch Predictors for Leakage Energy Savings". In Proc. of the Int. Conf. on Computer Design, Sep. 2002.
[9]
Y. Li et al. "State-Preserving vs. Non-State-Preserving Leakage Control in Caches," In Proc. of the DATE Conference, Feb. 2004.
[10]
M. Lipasti, C. Wilkerson and J. Shen. "Value locality and load value prediction". In Proc. of the 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 1996.
[11]
P. Juang et al. "Implementing Branch-Predictor Decay Using Quasi-Static Memory Cells". ACM Transactions on Architecture and Code Optimization, Vol. 1, June 2004.
[12]
S. Kaxiras, Z. Hu and M. Martonosi. "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power". In
[13]
A. Kesharvarzi. "Intrinsic iddq: Origins, reduction, and applications in deep sub-micron low-power CMOS IC's". In Proc. of the IEEE International Test Conference, 1997.
[14]
N.S. Kim, T. Austin et al. "Leakage Current: Moore's Law Meets Static Power". IEEE Computer, 2003.
[15]
N. K1rman, M. K1rman, M. Chaudhuri and J.F. Martínez. "Checkpointed early load retirement". In Proc. of the Intl. Symp. on High--Performance Comp. Architec., Feb. 2005.
[16]
M.D. Powell et al. "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories". In Proc. of the Int. Symp. on Low Power Electronics and Design, 2000.
[17]
Y. Sazeides and J.E. Smith. "The predictibility of data values". In Proc. of the 30th Annual International Symposium
[18]
S. Yang et al. "An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-Caches". In Proc. of the 7th Int. Symp. on High--Performance Computer Architecture, 2001.
[19]
Y. Zhang, D. Paritkh, K. Sankaranarayanan, K.Skadron and M. Stan. "HotLeakage: a temperature-aware model of subthreshold and gate leakage for architects". Technical Report, Dept. Comp. Science, U. Virginia, 2003.
[20]
H. Zhou, M. C. Toburen, E. Rotenberg and T. M. Conte. "Adaptive mode-control: A static-power-efficient cache design". In Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques, 2001.

Cited By

View all
  • (2011)Leakage-efficient design of value predictors through state and non-state preserving techniquesThe Journal of Supercomputing10.1007/s11227-010-0396-055:1(28-50)Online publication date: 1-Jan-2011

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CF '07: Proceedings of the 4th international conference on Computing frontiers
May 2007
300 pages
ISBN:9781595936837
DOI:10.1145/1242531
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 May 2007

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. cache decay
  2. energy efficient architectures
  3. leakage
  4. value prediction

Qualifiers

  • Article

Conference

CF07
Sponsor:
CF07: Computing Frontiers Conference
May 7 - 9, 2007
Ischia, Italy

Acceptance Rates

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 20 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2011)Leakage-efficient design of value predictors through state and non-state preserving techniquesThe Journal of Supercomputing10.1007/s11227-010-0396-055:1(28-50)Online publication date: 1-Jan-2011

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media