skip to main content
10.1145/1244002.1244333acmconferencesArticle/Chapter ViewAbstractPublication PagessacConference Proceedingsconference-collections
Article

An implementation and performance analysis of slave-side arbitration schemes for the ML-AHB BusMatrix

Published: 11 March 2007 Publication History

Abstract

The slave-side arbitration is different from the master-side arbitration based on the request and grant signals. The slave-side arbitration uses the response signals of slave for arbitration. Also, the arbitration overhead of the slave-side arbitration is 10% smaller than that of the master-side arbitration. In this paper, we implement and analyze the slave-side arbitration schemes for the ML-AHB busmatrix. We implemented the ML-AHB busmatrixes with fixed priority, round robin and dynamic priority arbitration schemes. Our busmatrix implementation particularly reduces area and clock period by 17% and 19% respectively, compared with those of busmatrix of ARM by virtue of the masking mechanism. With the performance simulations, we observed that when there are few masters with long job length in a bus system, the dynamic priority based arbitration shows the maximum performance and in other cases the arbitration based on round robin shows the highest performance. In addition, the arbitration scheme with transaction based multiplexing shows higher performance than the same arbitration scheme with single transfer based switching in an application with frequent accesses to the long latency devices or memories such as SDRAM. The improvements of the arbitration scheme with transaction based multiplexing are 26%, 42% and 51%, respectively when the latency times of SDRAM are 1, 2 and 3 clock cycles.

References

[1]
Jian Liang, Swaminathan, S., Tessier, R. ASOC: a scalable, single chip communications architecture. Parallel Architectures and Compilation Techniques, 2000. Proceedings. International Conference, 15--19 Oct. 2000 Page(s):37--86
[2]
Xufan Wu, Jun Yang, Longxing Shi. Bus Buffer Evaluation of Different Arbitration Algorithms. SOC Conference, 2005. Proceedings of the IEEE International SOC Conference, 25--28 September, 2005 Page(s): 211--214.
[3]
ARM, AMBA Specification Rev 2.0, ARM Limited, 1999.
[4]
IBM, 32-bit Processor local bus architecture specification, Version 2.9, IBM Corporation, 2001.
[5]
Silicore, Wishbone system-on-chip (SoC) interconnection architecture for portable IP cores, Revision: B.1, Silicore corporation, 2001.
[6]
Sonics, Sonics u-Networks technical overview, Sonics inc., June 2000.
[7]
Flynn, D. AMBA: enabling reusable on-chip designs. Micro, IEEE, Volume 17, Issue 4, July-Aug. 1997 Page(s):20--27.
[8]
M. Dubois, Y. Savaria, and G. Bois. A Generic AHB Bus for Implementing High-Speed Locally Synchronous Islands. Proc. IEEE Southeast Con., 8--10 April 2005, pp.11--16.
[9]
Yu Ming-Yan, Zhang Qing-Li, Wang Jin-xiang, Ye Yizheng, and Lai Feng-Chang. The Design of AMBA AHB/VCI Wrapper. Proc. 5th International Conf. ASIC, vol. 1, Oct. 21--24, 2003, pp. 438--442.
[10]
Youngwoo Kim, Kyoung Park, and Myungjoon Kim. AMBA Based Multiprocessor System. Proc. International Symp., System-on-Chip, Nov. 19--21, 2003, pp. 41--42.
[11]
M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and Turchetti, C. Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0. Design, Automation and Test in Europe Conf. and Exhibition, 2003, pp. 26--31.
[12]
AMBA AHB BusMatrix Specification. Document Number ARM DUI 0092C.
[13]
Soo Yun Hwang et al. An Ameliorated Design Method of ML-AHB BusMatrix. ETRI Journal, Vol.28, no.3, June 2006, pp.397--400.
[14]
Avalon Switch Fabric. Quartus II 5.0 Handbook, Volume 4, Chapter 3.
[15]
Jin Ho Han et al. Application Specific Processor Design for H.264 Decoder with a Configurable Embedded Processor. ETRI Journal, vol.27, no.5, Oct. 2005, pp.491--496.
[16]
K. A. Kettler, J. P Lehoczky, and J. K. Ttrosnider. Modeling Bus Scheduling Policies for Real-time systems. 16th IEEE Real-Time Systems Symposium, 1995, pp.242--253.
[17]
K. Lahiri, A. Raghunathan, and S. Dey. Performance Analysis of Systems with Multi-Channel Communication Architectures. International Conference on VLSI design. Jan 2000, pp.530--537.
[18]
Rojas-Cessa, R. High-performance round-robin arbitration schemes for input-crosspoint buffered switches. High Performance Switching and Routing, 2004. pp.167--171.
[19]
Sung-Ho Moon and Dan Keun Sung. High-Performance Variable-Length Packet Scheduling Algorithm for IP Traffic. IEEE GLOBECOM 01, vol. 4, Nov. 2001, pp. 2666--2670.

Cited By

View all
  • (2010)Implementation of a self-motivated arbitration scheme for the multilayer ARB busmatrixIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.201566518:5(818-830)Online publication date: 1-May-2010

Index Terms

  1. An implementation and performance analysis of slave-side arbitration schemes for the ML-AHB BusMatrix

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SAC '07: Proceedings of the 2007 ACM symposium on Applied computing
    March 2007
    1688 pages
    ISBN:1595934804
    DOI:10.1145/1244002
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 11 March 2007

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. arbitration scheme
    2. multi-layer AHB BusMatrix
    3. on chip bus
    4. slave-side arbitration
    5. system on a chip

    Qualifiers

    • Article

    Conference

    SAC07
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

    Upcoming Conference

    SAC '25
    The 40th ACM/SIGAPP Symposium on Applied Computing
    March 31 - April 4, 2025
    Catania , Italy

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 05 Mar 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2010)Implementation of a self-motivated arbitration scheme for the multilayer ARB busmatrixIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.201566518:5(818-830)Online publication date: 1-May-2010

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media